

int_el MCS-80[™] System Design Kit User's Guide

CONTENTS

Data	Sheet				•		•							•			•	•		•		i
Spec	ificatio	ns																			i	i

CHAPTER 1 INTRODUCTION

General								•					•		•				 		1
Suggesti	ons			• •														 	 		1
Function	al D	efin	iti	on					•					•			•	 	 	 	1
Registrat	ion	Car	d	Inf	01	'n	na	iti	io	n								 		 	2

CHAPTER 2 HOW TO ASSEMBLE THE KIT

General	. 3
Tools Bequired	. 3
Optional Rotary Switch	. 3
Parts List	. 3
Assembly Procedure	. 6
Assembly of Area One	. 7
Assembly of Area Two	. 10
Assembly of Area Three	. 12

CHAPTER 3 THEORY OF OPERATION

General					•		•	•	15
System Busses				•		•		•	16
Reset Switch					•				16
Clock Generator and Clock Crysta	1								16
8080A CPU			•						16
System Controller									16
Address Buffers (Optional)								•	17
SDK-80 Memory									17
Baud Rate Generator								•	18
I/O Communication Interface									18
Peripheral Interfaces									18

CHAPTER 4

FINAL ASSEMBLY AND CHECKOUT

General	 19
Jumper-Wiring the Board	 19
Installing Integrated Circuits	 21
Start-Up Procedure	 23
Troubleshooting Hints	 23

CHAPTER 5 SDK-80 MONITOR

ntroduction					•	•	2.							•			 			24	
Monitor Operations	 •		•	•	•	•		•		•	•	•	•	•	• •	 	 	• •	•	,24	
APPENDIX A																					
Monitor Listing	 • •	•	•	•	•	•			•	•	•	•	•	•	• •				•	29	
APPENDIX B SDK-80 Schematics		•	•	•	•						•		•	•	•	 •	 			57	
APPENDIX C																					

Board L	ayou	it v	vith	10	Co	n	np	0	n	e	nt	t							
Values						•		•	•					•	 				 61

Int

Microcomputer Systems 8080 SYSTEM DESIGN KIT (SDK-80)

- Complete Single Board **Microcomputer System** Including CPU, Memory and I/O
- Easy to Assemble Kit-Form
- High-Performance (2µs Instruction Cycle)
- Interfaces Directly with most Terminals (75-4800 Baud)
- Large Wire-Wrap area for **Custom Interfaces**
- Extensive System Monitor Software in ROM
- PC Board Format and Power, Compatible with INTELLEC® MDS

Complete MCS-80" User's Library

The 8080 System Design Kit (SDK-80) is a complete, single board, microcomputer system in kit form. It contains all necessary components, including resistors, caps, crystal and miscellaneous hardware to complete construction. Included is a preprogrammed ROM that contains the system monitor for general software utilities and system diagnostics. All that is required for operation are power supplies and a suitable terminal; TTY, CRT, etc., (level conversions and baud rate The SDK-80 is an inexpensive, high-performance prototype system that has designed-in flexibility for simple interface to the

intel delivers



SDK-80

SDK-80 SPECIFICATIONS

Central Processor

CPU: 8080A Instruction Cycle: 1.95 microsecond Tcy: 488 ns

Memory

ROM: 2K bytes (expandable to 4K bytes) 8708/8308 RAM: 256 bytes (expandable to 1K bytes) 8111

RAM: 256 bytes (expandable to 1K bytes) 8111 Addressing:

ROM 0000-0FFF RAM 1000-13FF

Input/Output

Parallel: One 8255 for 24 lines (expandable to 48 lines).

Serial: One 8251 USART.

On-board baud rate generator (jumper selectable). Baud Rates: 75 1200

fales:	15	1200
	110	2400
	300	4800
	600	

Interfaces

Bus: All signals TTL compatible. Parallel I/O: All signals TTL compatible. Serial I/O: RS232C/EIA 20 mil A. Current loop TTY TTL (one TTL load)

Features:

Display Memory Contents	(D)
Move blocks of memory	(M)
Substitute memory locations	(S)
Insert hex code	(1)
Examine Registers	(X
Program Control	(G
Power-up start or system reset s	start.

I/O: Console Device (serial I/O)

Literature

Design Library: 8080 Users Manual 8080 Assembly Language Manual PL/M[™] Programming Manual MDS Brochure Reference Card (Programmers) SDK-80 User's Guide

Connectors

I/O: 25 pin female (RS232C) PCB: MDS format

Physical Characteristics (MDS Mechanical format)

Width: 12.0 in.

Interrupts

Single level: Generates RST7 vector TTL compatible input.

DMA

Hold Request: Jumper selectable.

Software

System Monitor: Pre-programmed 8708 or 8308 ROM Address; 0000-03FF. Height: 6.75 in. Depth: 0.50 in. Weight: approx. 12 oz.

Electrical Characteristics (DC Power)

Vcc	5V ±5%
VDD	12V ±5%
VBB	-10V ±5%
or	-12V ±5%

1.3 Amps .35 Amps .20 Amps

Environmental

ii

Operating Temperature: 0-70°C

CHAPTER 1 INTRODUCTION

GENERAL

The 8080 System Design Kit (SDK-80) is a complete microcomputer system in kit form. It is simple to assemble (construction time is 6 hours) and provides an excellent training/ prototype vehicle for evaluation of the 8080 microcomputer system (MCS-80[™]).

The SDK-80 is an extremely flexible design and allows easy interface to an existing application or custom interface development.

An extensive system monitor is included in a pre-programmed ROM for general software utilities and system diagnostics.

The System Design Kit User's Guide will instruct the user how to assemble his kit and configure it to match the selected terminal and peripheral devices. It is suggested that the User's Guide be followed in the exact sequence that it is written to assure successful completion of the system.

- CPU: 8080A (see 8080 User's Manual for details) 1.95 µs Instruction Cycle
- 8111 (static 256 x 4) 2 included for RAM: 256 byte storage
- 8708/8308 (1K x 8) ROM: 1 Pre-programmed system monitor
 - 1 User-programmed (erasable 8708)
 - 8251 (Programmable Communi-1/0: cation Interface)
 - 1 Serial communication with terminal
 - 8255 (Programmable Peripheral Interface) 1 General user I/O, 24 lines
- Serial TTL
- Interface: 20mA current loop (TTY)

SUGGESTIONS

The 8080 Microcomputer Systems User's Manual is included with the SDK-80 and it would be extremely beneficial to the user that he read and understand the operation of the 8080A and associated peripheral components prior to beginning the assembly of the SDK-80.

Every effort has been made to allow the SDK-80 to interface directly with most common terminals but with the wide array of display terminals available it is not possible to perfectly interface each one with the SDK-80 hardware and software. The user should carefully examine the requirements of his particular terminal interface and adapt the SDK-80 accordingly.

FUNCTIONAL DEFINITION

The SDK-80 is shipped with a complement of parts that allows the user to construct an operating small system with the following features:

RS-232 (EIA)

User-selected by jumper or switch Baud Rate: 75,110,300 600, 1200, 2400, 4800

Interrupt: Single level, vectored (RST-7)

The SDK-80 has many designed-in features for expandability without the necessity of cutting PC runs or adding extra logic. The maximum configuration of the SDK-80 is as follows:

- RAM: 8111 (static 256 x 4) Up to 8 for 1K x 8 storage
- 8708/8308 (1K x 8) ROM: Up to 4 for 4K x 8 storage
 - I/O: 8255 (Programmable Peripheral Interface) 2 General user I/O, 48 lines

1.5

Expanding the SDK-80 to the maximum configuration is a simple matter of purchasing the extra memory and I/O components and installing them on the board.

REGISTRATION CARD

On the back cover of the User's Guide is the Registration card for the SDK-80. Please fill it out completely and return it to INTEL upon completion of the kit. The Registration Card assures you of being updated with the latest information on the 8080 microcomputer system and any additional updates on your 8080 System Design Kit.

SDK-80 REGISTRATION CARD

(#Base hint)			
Name		THE STA	
Title			THE REAL PROPERTY OF
Company			
Address			
City			State
Mail Stop			Zip Code
Distributor			
Location	-		

GENERAL INQUIRY

How long did it take to assen	Hours		
Did it work the first time?	Yes 🗆	No 🗆	
If No, please comment:			-

General	Com	ments	ķ
---------	-----	-------	---

What make/model terminal did you use?

Baud Rate _



CHAPTER 2 HOW TO ASSEMBLE THE KIT

GENERAL

The MCS-80 System Design Kit is shipped in a single cardboard carton. This chapter will take you from the point of receiving this carton to the point where you are ready to insert the IC (Integrated Circuit) chips.

Follow the instructions carefully and make a check mark in the boxes provided after you have completed each step.

Your work area should be an uncluttered, welllighted table or desk with access to an AC wall socket or extension cord.

TOOLS REQUIRED

Before starting the project, you should make sure the proper tools are at hand and are in good operating condition. These tools will be required to assemble the MCS-80 System Design Kit:

A pair of needle-nose pliers

PARTS LIST

With the proper tools at hand, you are now ready to take inventory of the carton.

The contents of the carton are divided into two compartments. One compartment contains the kit's documentation, the other contains the SDK-80. In addition to the User's Guide that you are now reading, the following documents are included:

- 8080 Assembly Language Programming Manual
- 8080 Assembly Language Reference Card
- 8008/8080 PL/M[™] Programming Manual
- **MDS Brochure**
- Microcomputer 8080 User's Systems Manual

The components of the MCS-80 System Design Kit come in four packages:

- A small Phillips head screwdriver
- A 1/4" standard flat head screwdriver
- A pair of small diagonal cutters
- A 25-watt pencil-type soldering iron
- A spool of rosin core solder with 60:40 tin-lead content.

IMPORTANT Use only rosin core solder for all electrical soldering!

A VOM (Volt-Ohm-Milliammeter) test meter If available, a dual-probe oscilloscope would also be helpful.

OPTIONAL ROTARY SWITCH

The Design Kit is complete for most applications; however, applications requiring multiple baud rates will need an additional rotary switch. We have allocated a position on the circuit board for this switch. One possible switch is Spectrol 87-12-19, available from Spectrol Electronics Corp., 17070 East Gale Avenue, City of Industry, CA 91744. Phone: (213) 964-6565.

- Printed wiring (PW) board, PN 1000609-01
- Miscellaneous small component bag
- SDK-80 Intel component pack

CAUTION Do not handle the IC's until instructed to do so.

Miscellaneous non-Intel component pack

If any of the above component packages or documents are missing, call your distributor immediately. If not, lay each of the component packages on your work table and proceed reading. 350

3

SDK-80 Intel[®] Component Pack

The Intel component pack contains the Intel IC's needed in the Kit. The numbers indicated in Figure 2-1 correspond to the "Item Number" in Table 2-1.

Verify that all items in Table 2-1 are included. Do not remove components from backing.

Table 2-1. Parts List, Intel Component Pack.

Item No.	Part No.	Description	Qty.
1	52-016	IC, Intel® 8205	2
2	52-035	IC, Intel® 8251	1
3	52-045	IC, Intel® 8224	1
4	52-046	IC, Intel® 8228	1
5	52-047	IC, Intel® 8255	1
.6	52-059	IC, Intel® 8708	1
7	52-058	IC, Intel® 8080A	1
8	52-062	IC, Intel® 8111	2
9	52-605	IC, Intel [®] SDK-80 Monitor ROM	1



6

Figure 2-1. Intel[®] Component Pack.

Non-Intel[®] Component Pack

The non-Intel component pack contains miscellaneous components produced by other manufacturers. Figure 2-2 shows the arrangement of these components. The circled numbers are keyed to Table 2-2.

Verify that all items in Table 2-2 are included. Do not remove components from backing.

Table 2-2. Parts List, Non-Intel Component Pack.

Item No.	Part No.	Description	Qty.
1	54-028	IC, 74161	2
2	54-092	IC, 7406	1
3	54-135	IC, 79M05AUC	1
4	54-136	IC, 93S16	1
5	68-009	Socket, 40-pin	2
6	68-007	Socket, 24-pin	2
7	68-177	Socket, 28-pin	2
8	68-102	Connect female, right angle, or 25-pin	2
9	68-077	Connect male, 25-pin	2
10	68-006	Socket, or 16-pin	1

Auxiliary Components For SDK-80 Expansion (Not Supplied With Kit)

Part No.	Description	Manufacturer	Manufacturer Part No.
66-032	Right angle push button switch SPDT	C&K	8125R2
68-102	Right angle female 25 pin connector	ITT Cannon AMP	DBC-255-AA 205858-1
68-077	Male 25 pin connector (solder)	Cinch Jones	DB-25P
·	Low profile 18 pin DIP socket	TI	C93-18-02
68-007	Low profile 24 pin DIP socket	TI	C93-24-02
68-009	Low profile 40 pin DIP socket	ті	C93-40-02
	Small 30/60 PCB connector	CDC	97167901 (w-w) 97169001 (solder)
	Large 43/86 PCB connector (wire-wrap)	Viking	VPB01EA3A00A-1



Figure 2-2. Non-Intel® Component Pack.

Small Component Bag

The small component bag contains the miscellaneous resistors, capacitors, screws, etc. needed to support the integrated circuits. Proceed as follows:

- Open the bag and spread the components in front of you.
- Separate the components into groups; i.e., resistors in one group, capacitors in another, screws and nuts and washers in another, etc.
- Verify that all parts listed in Table 2-3 are included.

ASSEMBLY PROCEDURE

Now that you have verified that all of the parts are included, you are ready to begin assembling the board.

This section of the text will be supplemented with drawings that illustrate the area of the board under construction. Components to be installed later will be shown as unshaded. Components being installed will be shown as shaded. Components that were installed earlier in the procedure will be shown blackened.

We shall assemble the board components by area, where the board may be thought of as being divided into three major areas. Area one will encompass that portion of the board to the left of J1 Pin 1 on the silkscreen. Area two will encompass that portion of the board that lies below J1 and J2. Area three will encompass everything to the right of area two.

Table 2-3. Parts List, Small Component Bag

Part No.	Description		Qty.
62-008	Crystal, 18.432 MHz		1
56-044	Resistor, 10 KΩ, 1/4W (brown-black-orange)		1
56-024	Resistor, 1 KΩ, 1/4W (brown-black-red)		16
56-033	Resistor, 2.7 KΩ, 1/4W (red-violet-red)		1
56-006	Resistor, 47 Ω, 1/4W (yellow-violet-black)		2
56-017	Resistor, 390 Ω, 1/4W (orange-white-brown)		1
56-106	Resistor, 430 \Omega, 1W		1
56-038	Resistor, 4.7 KΩ, 1/4W (yellow-violet-red)		1
56-209	Resistor, 560 KΩ, 1/4W (green-blue-yellow)		1
56-039	Resistor, 5.1 KΩ, 1/4W (green-brown-red)		2
56-112	Resistor, 150 Ω, 1/4W (brown-green-brown)	4	1
56-020	Resistor, 510 Ω, 1/4W (green-brown-brown)		1
56-210	Resistor, 430 Ω , 1.5W		1
56-213	Resistor, 130 Ω, 1/4W (brown-orange-brown)		1
60-003	Diode, 1N914		2
58-006	Transistor, 2N2222		2
CO 000	Tueses 1.1.0. 0110007		1

1 2 3 1 13
2 3 1 13
3 1 13 16
1 13 16
13 16
16
6
5
5
1
4
5
1
4
4
5
5
2

Assembly of Area One

Proceed as follows:

- Lay the PW board on your work area, silkscreened side up, so that the edge connectors are directly in front of you.
- Your first step will be to install the five rubber feet. There will be one foot in each corner and one in the middle of the board. At each of these locations, place a nylon spacer and rubber foot underneath the board and insert a screw (5-32x3/4) through them from the bottom. Then attach the screw at the top using a #6 nylon washer and a 6-32 hex nut.
- Referring to Table 2-4, solder resistors R1-R4 and R21-R24 in place. Figure 2-3 shows this area of the board.

HINT

Save all scrap resistor leads for later use as jumper wires.

Table 2-4. Construction Table #1.

Resistor	Description
~R1	130, 1/4W (brown-orange-brown)
R2	1K, 1/4W (brown-black-red)
~R3	1K, 1/4W (brown-black-red)
VR4	560K, 1/4W (green-blue-yellow)
~R21	1K, 1/4W (brown-black-red)
~R22	5.1K, 1/4W (green-brown-red)
-R23	1K, 1/4W (brown-black-red)
~R24	1K, 1/4W (brown-black-red)







Solder capacitors C1-C3 and C10-C16 in place (Figure 2-4). C1 is a 1 uf, 50V tant. C2, C3, and C11-C14 0.01 uf ceramic. C10 is a 10 pF mica. C15 and C16 are 22 uf, 15V tant.

IMPORTANT

Be sure that electrolytic capacitors C1, C15 and C16 are installed so that their "+" ends are positioned as shown on the board.

- Solder diode CR1 in place. Make sure the arrow is pointing as shown on the silk-screen.
- Solder Reset Switch SW1 in place.
- Solder terminal lugs E1-E6 in place. Figure 2-5 shows the installation completed in the last three steps.
- Solder the Spectrol rotary baud rate switch in place, if applicable.
- Set the clock crystal on the board at location Y1 and use a pencil to mark the bend points of each of the leads.
- Use needle-nose pliers to bend each of the leads at a right angle at the points you marked with pencil.
- Insert the leads through the board and solder them on the bottom.



Strap a piece of scrap resistor wire over the crystal, pushing each end through one of the drilled holes. Solder from the bottom.

Solder the 16-pin socket into location A8. You have now completed area one. Compare your board with Figure 2-6.

Figure 2-4. Construction Figure #2.





Figure 2-5. Construction Figure #3.

Figure 2-6. Construction Figure #4.

1.00

Assembly of Area Two

Board area two will contain the 8080A and its related logic. The assembly procedure is as follows:

Referring to Table 2-5, solder resistors R5-R17, R19, R20, R25, and R26 in place. Figure 2-7 shows this area of the board.

Note 1. (From Table 2-5)

The resistor to be installed in R13 depends upon what negative voltage level your power supply delivers. For -10V, use a 390Ω , 1/4W resistor (orange-white-brown). For -12V or -15V, use a 510 Ω 1/4W resistor (green-brown-brown).

Table 2-5. Construction Table #2.

Resistor	Description
~R5	5.1K, 1/4W (green-brown-red)
~R6	4.7K, 1/4W (yellow-violet-red)
~R7	1K, 1/4W (brown-black-red)
-R8	10K, 1/4W (brown-black-orange)
VR9	2.7K, 1/4W (red-violet-red)
~R10	1K, 1/4W (brown-black-red)
~R11	47, 1/4W (yellow-violet-black)
- R12	150, 1/4W (brown-green-brown)
(R13	(Note 1)
-R14	47, 1/4W (yellow-violet-black)
~R15	1K, 1/4W (brown-black-red)
4R16	1K, 1/4W (brown-black-red)
~R17	1K, 1/4W (brown-black-red)
~R19	430, 1W (RS-1A)
-R20	430, 1.5W (G-2)
~R25	1K, 1/4W (brown-black-red)
-R26	1K, 1/4W (brown-black-red)



Figure 2-7. Construction Figure #5.

Solder capacitors C4-C9 and C17-C22 into place. C4, C6-C9, and C17-C20 are 0.01 uf ceramic. C5 is 0.1 uf, 50V mono. C21 is 1 uf, 50V tant. C22 is 22 uf, 15V tant.

IMPORTANT

Be sure that electrolytic capacitors C21 and C22 are positioned so that their "+" ends are positioned as shown on the board.

Solder transistors Q1, Q2, and Q3 into place. Q1 and Q2 are 2N2222. Q3 is a 2N2907.

IMPORTANT

The metal tabs on the transistors must be positioned as shown on the board.

Solder diode CR2 into place. Make sure the arrow is as shown on the board. Figure 2-8 shows the progress made in the last three steps.

- Solder 40-pin sockets into locations A3 and A10.
- Solder 28-pin sockets into locations A7 and A9.
- Insert a 25-pin female connector into location J1. At each of two locations, place a 2-56x3/8 screw through the connector from the top and secure it at the bottom with a #2 nylon washer and a 2-56 nut.
- Solder the 25 connector pins onto the board from the bottom.

NOTE

The 25-pin male connector provided can be used to interface your hardware to connector J1.

Area two should now be complete. Compare your board with Figure 2-9 (next page).



Figure 2-8. Construction Figure #6.



Figure 2-9. Construction Figure #7.

Assembly of Area Three

Board area three contains the RAM and ROM memory logic. Proceed as follows:

- Solder resistors R27-R30 in place. All are 1K, 1/4W (brown-black-red).
- Solder capacitor C23 in place. It is a 0.01 uf ceramic.
- Solder capacitors C24-C35 in place. All of these capacitors are 0.1 uf, 50V mono. Figure 2-10 shows the progress made in the last three steps.
- Solder 24-pin socket into location A14.

- Set the voltage regulator (79M05AUC) on the board and use a pencil to mark the bend point on each of the three leads.
- Use needle-nose pliers to bend each of the three leads at a right angle at the points you marked with pencil.
- Referring to Figure 2-11, fasten the regulator to the board with a 4-40 x 3/8 screw, 2 #4 nylon washers, and a 4-40 nut.
- Solder the three leads in place on the bottom of the board and clip off any excess lead lengths.

Insert a 25-pin female connector into location J3. At each of two locations, place a 2-56x3/8 screw through the connector from the top and secure it at the bottom with a #2 nylon washer and a 2-56 nut.

Solder the 25 connector pins onto the board from the bottom.

NOTE

The 25-pin male connector provided can be used to interface your hardware to connector J3.

You have now completed area three. Compare your board with Figure 2-12 (next page).



Figure 2-11. Voltage Regulator (VR1) Installation.

ı J3	14 15 16 17 18 19 20 21 22 23 24 25 GND 13 J4



Figure 2-10. Construction Figure #8.



.....

14

1



Figure 2-12. Construction Figure #9.

CHAPTER 3 THEORY OF OPERATION

GENERAL

Now that you have assembled the structure of the SDK-80 it is time to discuss the internal composition of the design. We will do this by presenting the functional organization of the SDK-80 logic and, in the process, bring in the decisions that you, as the user, must make before completing the kit.

Figure 3-1 is a functional block diagram of the

SDK-80. It has been purposely drawn as simple as possible in order to give a basis for discussion. You will note that this figure shows only the major signals in the unit. For this reason, some occasional reference to the SDK-80 schematics (Appendix B) will be in order.

The text to follow describes each of the elements in the block diagram.



Figure 3-1. SDK-80 Functional Block Diagram.

SYSTEM BUSSES

The SDK-80 logic is built around three system busses: the data bus, the address bus and the control bus. All of the MCS-80[™] components communicate via these three busses.

The system busses can be selectively enabled/ disabled from the user system if the board is jumpered for that capability. Bus enable jumpering is described in the System Bus Enable section of Chapter 4.

Each bus is more fully described in the 8080 Microcomputer Systems User's Manual.

RESET SWITCH

The Reset Switch gives you the capability of forcing a reset to the SDK-80 logic at any time. When the switch is pressed, the Clock Generator will send a RESET signal throughout the system. The Reset Switch should be pressed each time you power-up the system.

CLOCK GENERATOR AND CLOCK CRYSTAL

The 8224 Clock Generator provides the primary timing to the system. It generates the high-level clocks necessary to drive the 8080A CPU, synchronizes the READY signal into the CPU, and transmits the power-up (and Reset Switch) reset signal. speed. Second, it is a convenient rate to use in designing a simple, but highly stable, Baud Rate Generator.

STSTB (Status Strobe) Signal

At the beginning of each machine cycle, the CPU issues status information on its data bus. STSTB causes the 8228 System Controller to store this information into its status latch. STSTB is available to the user system as STATUS STROBE at pad J.

8080A CPU

The 8080A CPU is thoroughly described in the Intel[®] 8080 Microcomputer Systems User's Manual and need not be repeated here.

The CPU clocks, Ø1 and Ø2, will be supplied (at 2.048 MHz) by the Clock Generator.

The data bus will interface directly to the System Controller and the address bus will enter the system through the Address Buffers, if applicable.

There are two separate jumper-wire options with the CPU. The first option allows an external HOLD signal to be presented to the CPU via pad R. The second option allows an external READY signal to force a Wait state in the CPU. It should be pointed out, however, that the 8080A and SDK-80 memory chips have been designed to operate without Wait states. The option permits you to force a Wait if desired, though. Both of these jumper options are described in the Hold And Wait Options section of Chapter 4.

Ø1 and Ø2 Clocks

Ø1 and Ø2 are 2.048 MHz clocks for the CPU. They are derived from OSC using an internal divide-by-nine function.

RESET Signal

RESET is the primary reset signal to the system logic. It is asserted both at power-up and when the Reset Switch is pressed. RESET clears the CPU, disables the RAM Decoder, and resets the USART. RESET is available to the user system at pad V.

READY Signal

READY can provide a synchronized READY to the CPU, derived from an external asynchronous RDYIN signal (pad P).

OSC Signal

OSC provides an 18.432 MHz input to the Baud Rate Generator. This 18.432 MHz rate was chosen for two reasons. First, it permits the 8080A CPU to run at very close to its maximum

SYSTEM CONTROLLER

The 8228 System Controller generates the control bus signals that provide read and write functions for I/O and memory.

They are available to the user system as shown below:

- I/O W is at pad E
- I/O R is at pad L
- MEMW is at pad U
- MEMR is at pad T

The System Controller also buffers the data bus.

12

Interrupt

A single-level interrupt structure is provided such that whenever pad H (INT REQ) is grounded, the System Controller causes a Restart instruction (RST 7) to be inserted into the CPU. This feature provides a single interrupt vector without using additional components, such as an interrupt instruction port. Multiple level interrupts will require additional chips to be installed into the wire-wrap area.

ADDRESS BUFFERS (OPTIONAL)

The 8212 Address Buffers are not included in the System Design Kit, but must be added if more than a nominal amount of memory (more than 1024 bytes of RAM and more than 4K bytes of ROM) is used. The Address Buffers are tristate TTL buffers that provide 15mA drive.

The address bus level can be forced to the highimpedance state by inputting a high level on pad S (SYSTEM BUS ENABLE), if the board is jumpered for this capability.

SDK-80 MEMORY

The SDK-80 has two types of memory. Its ROM Memory can accommodate from 1K to 4K bytes, where the lower 1K bytes are dedicated to the system monitor. Its RAM Memory can accomodate from 256 to 1K bytes, in which all but the uppermost 30 bytes (addresses 13E2-13FF) are useable by your system. Figure 3-2 is a map of SDK-80 memory.

The ROM that installs into board location A14 has been pre-programmed with the SDK-80 system monitor.

The 8708/8308 that installs into board locations A15, A16, and A17 can be used to hold a program that you have developed and checked out in RAM.

The 8205 ROM Decoder selects the ROM chip being addressed. Figure 3-3 shows the ROM address format.



Figure 3-3. ROM Address Format.

RAM Decoder and RAM Memory

In the standard configuration, the SDK-80 can accommodate up to eight 256x4 Static MOS Random Access Memory (RAM) chips. Two of these chips are supplied in the System Design Kit, so users requiring only 256 bytes of memory need not install additional RAM chips.





Figure 3-2. SDK-80 Memory Map.

ROM Decoder and ROM Memory

The SDK-80 can accomodate up to four 1024x8 8708/8308 Read Only Memory (ROM) chips.

The 8205 RAM Decoder selects the RAM chip pair being addressed. Figure 3-4 shows the RAM address format.



Figure 3-4. RAM Address Format.

RAM access is disabled whenever the RESET signal from the Clock Generator is asserted.

BAUD RATE GENERATOR

The Baud Rate Generator circuit supplies the transmitter and receiver clocks to the I/O Communication Interface. This circuit is made up of three IC chips: one 93S16 and two 74161s.

The Baud Rate Generator takes the 18.432 MHz OSC signal from the Clock Generator and, by internal division, generates a series of signals which represent baud rates between 75 and 4800. The baud rate that will be presented to the I/O Communication Interface is determined by jumper-wiring or a rotary switch. This selection will be discussed in the Baud Rate Selection section of Chapter 4.

I/O COMMUNICATION INTERFACE

The 8251 I/O Communication Interface is a Universal Synchronous/Asynchronous Receiver/ Transmitter (USART) chip that accommodates any data communications required by the SDK-80 system. The I/O Communication Interface can accept parallel data from the data bus and send it serially to an external device. It can also accept serial data from an external device and put it onto the data bus in parallel form when eight bits have been collected. Figure 3-5 shows the address format for communications.

The baud rate at which the I/O Communication Interface will transmit and receive data is governed by the Baud Rate Generator.



Figure 3-5. I/O Communication Interface Address Format.

Each Peripheral Interface chip provides three 8bit parallel I/O ports, each of which is independently addressable. Figure 3-6 shows the address format for I/O port selection.



The I/O Communication Interface circuit on the board also includes some jumpers that select the communication input/output level. Any of three levels may be selected.

- RS-232 level, which is typically used for CRT applications
- Current-loop level, for TTY applications
- TTL level.

The input/output level jumpering is discussed in the Communication Level Selection section of Chapter 4.

PERIPHERAL INTERFACES

The 8255 Programmable Peripheral Interfaces provide the user's primary access point to the SDK-80 data bus. One 8255 chip is supplied in the System Design Kit.



The output pins of the Peripheral Interfaces are totally uncommitted and may be jumper-wired to best suit your particular application. For example, they might be wired directly to the interface plugs or, alternately, they might be wired to standard TTL buffers in the wire-wrap area before coming back to the plugs. This wiring is further discussed in the Output Wiring section of Chapter 4.

CHAPTER 4 FINAL ASSEMBLY AND CHECKOUT

GENERAL

At this point in the manual you should have completed the preliminary assembly and read the theory of operation. You can now finish the board assembly and begin a checkout sequence.

JUMPER-WIRING THE BOARD

The SDK-80 is designed to be used in virtually any evaluation application and can be jumpered to suit your particular requirements. These questions will help you decide what jumpers are needed:

- 1. Will you ever want the CPU to enter a Hold or Wait state?
- 2. Will you ever want to disable the system busses?
- 3. What type of input device will you use to communicate with the SDK-80 (e.g., CRT, Teletype)?

System Bus Enable

0.0

One jumper is available to make it possible to selectively disable the SDK-80 system bus.

- If the bus will be selectively disabled, wire J5-5 to J5-6.
- □ If the bus should remain enabled at all times, wire J5-4 to J5-5.

Baud Rate Selection

The communications baud rate can be selected in two ways, depending on the application. If only one baud rate will be employed, the rate can be selected by installing a single jumper wire. If two or more baud rates will be employed in the application, however, the Spectrol rotary switch installed in Chapter 1 will be used for this purpose.

□ To select a fixed baud rate, jumper pad 29 to

- 4. What is its baud rate?
- 5. Will you be using 8212 Address Buffer chips?
- 6. What kind of information will be transferred to/from the SDK-80?

If you have a fairly good idea of the answers to all of these questions, you are ready to start jumper-wiring the board. The scrap leads that have been cut from previously-installed resistors are a good source of jumper wire. However, use 22-gauge insulated wire in situations where any jumpers may make contact with each other.

Hold and Wait Options

The SDK-80 is designed to run without Hold or Wait states. However, a jumper-wire option is available to give either capability.

- □ To disable the Hold state, wire J5-2 to J5-3.
- □ To enable the Hold state, wire J5-1 to J5-2.
- □ If READY is to force an 8080 Wait state, wire J5-8 to J5-9. If not, wire J5-8 to J5-7.

one of the pads 31-37 per Table 4-1.

Table 4-1. Baud Rate Selectio	n Table.	
-------------------------------	----------	--

Baud Rate	Wire Pad 29 To
4800	31
2400	32
1200	33
600	34
300	35
150	36
75 or 110	37

For 110 baud, the standard Teletype rate, wire pad 4 to pad 5.

Communication Level Selection

Any of three communication levels can be selected: CRT, Teletype, or TTL. All serial data is passed through connector J3.

CRT Configuration Jumpers	TTY Configuration Jumpers	TTL Configuration Jumpers
23 to 24	23 to 26	23 to 25
17 to 18	18 to 19	17 to 18
9 to 10	10 to 11	12 to 13
13 to 14	13 to 14	2 to 3
2 to 3	1 to 2 🗸	20 to 21
6 to 8	7 to 8	
27 to 28	15 to 16	
21 to 22	21 to 22	

Table 4-2. Communication Level Jumper Table.

- Jumper wire pads 1 through 28 per Table 4-2.
- If your system does not contain a modem, jumper pad A to pad B.

Address Bus Jumpers

If you do not use 8212 Address Buffer chips on your SDK-80, the address bus must be jumpered across locations A11 and A12. In this situation, connect the following jumpers AT BOTH LOCATION A11 AND LOCATION A12. All jumpers should be installed from the circuit side of the board i.e., NOT the silk-screen side.

- Jumper pad 3 to pad 4.
- Jumper pad 5 to pad 6.
- Jumper pad 7 to pad 8.

Table 4-3. Pin Assignments for Communications Interface (J3).

J3 Pin	CRT Configuration	TTY Configuration	TTL Configuration
1		and a street	
2	CRT REC.	12 March	TTL REC.
	DATA	A 1994 1	DATA
3	CRT XMIT	The work of the	TTL XMIT
	DATA		DATA
4			
5	+12 VDC		
6	Sector Sector	V CONTRACTOR OF T	
7	SIGNAL GND		SIGNAL GND
8	+12 VDC		
9			
10	1		
11			L. Salatela Terr
12	Section - The	TTY REC(IN) RETURN	
13	the service site	TTY XMITOW	Trees to be an
14		C	a start was
15	I I TOOLS AND	her tile at	The state of the
16		Martin Kalan	A Signation
17	The second second	Start Nilsola	and an and an
18			1
19			
20	+12 VDC		
21			1
22	CONTRACTOR OF	relation of the	
23			Commission of the
24		TTY PEC (M)	

Jumper pad 9 to pad 10. Jumper pad 15 to pad 16. Jumper pad 17 to pad 18. Jumper pad 19 to pad 20. Jumper pad 21 to pad 22.

Output Wiring

Connector J3 is dedicated as a communications interface (see Table 4-3) and is, in fact, the only committed interface in the SDK-80. All other interfacing is at the discretion of the user.

For example, the 8255 Peripheral Interface might be jumpered directly to connector J1 or, alternately, might be jumpered to TTL buffers in the wire-wrap area before being passed to J1. Conversely, you might wish to add a switch array to the 8255 area in order to send data to the CPU.

Your System Design Kit includes male connectors that mate with the female connectors installed at J1 and J3.

A group of control signals are available at the alphabetic-labeled pads in area two of the board. Table 4-4 identifies these pads.



Table 4-4. SDK-80 Control Bus Pads.

ad	Mnemonic	Description
A	CTS	Clear To Send
в	RTS	Request to Send
С	Ø2 (TTL)	2.048 MHz Clock
D	DSR	Data Set Ready
Е	I/O W	I/O Write
F	DTR	Data Terminal Ready
н	INT REQ	Interrupt Request
J	STATUS STROBE	Status is on Data Bus
к	OSC	18.432 MHz Oscillator
L	I/O R	I/O Read
М	HLDA	Hold Acknowledge
N	INTA	Interrupt Acknowledge
Ρ	READY	Ready
R	HOLD	Hold
S	SYSTEM BUS ENABLE	Enables Data Bus and Address Bus
Т	MEMR	Memory Read
U	MEMW	Memory Write
V	RESET	Reset

INSTALLING INTEGRATED CIRCUITS

You have now reached the point where you will start installing IC's in the board, but a few words are in order before you begin.

Special Precautions For Handling MOS IC's

The Kit's MOS IC's (8080, 8111, 8251, 8255, and 8708) are particularly susceptible to static electricity. They can be easily damaged if proper care is not taken in handling them. For this reason, the following steps should be adhered to as closely as possible:

- All equipment (soldering iron, tools, solder, etc.) should be at the same potential as the PW board, the assembler, the work surface and the IC itself along with its container. This can be accomplished by continuous physical contact with the work surface, the components, and everything else involved in the operation.
- When handling the IC, develop the habit of first touching the conductive container in which it is stored before touching the IC itself.
- Always touch the SDK-80's PW board before touching the IC to the board. Try to maintain this contact as much as possible while installing the IC.

sign. The chip must be installed so that this identifier corresponds to the silkscreened "1" on the board.

Installing IC Chips

After orienting the IC, follow these steps to install it in the board:

- Start the pins on one side of the IC into their respective holes on the silk-screened side of the PW board. DO NOT PUSH THE PINS IN ALL THE WAY. If you have difficulty getting the pins into the holes, use the tip of a small screwdriver to guide them.
- Start the pins on the other side of the IC into their holes in the same manner. When all of the pins have been started, set the IC in place by gently rocking it back and forth until it rests as close as possible to the board or socket.
- 3. If the IC is not installed in a socket, turn the board over and solder each pin to the foil pattern on the back side of the board. Be sure to solder each pin and be careful not to leave any solder bridges.

Removing IC Chips

If required, an IC chip can be removed from a socket by gently rocking it back and forth to start its release. When a gap exists between the chip and socket, pry it gently at alternate ends until the pins start to come loose. A popsicle stick or small screwdriver works well here. Then hold the chip by the ends and pull it free. Try to keep the chip fairly parallel to the socket throughout this operation.

- 4. Handle the IC by the edges. Avoid touching the pins as much as possible.
- In general, never touch anything to the IC that you have not touched first while touching both it and the IC itself.

Aligning the IC Pins

The connector pins of Integrated Circuit chips are very fragile and can be easily pushed out of line. In fact, sometimes IC's will arrive with one or more pins out of line. Trying to install a misaligned IC is a hapless task and, worse, might cause permanent damage to the chip.

Aligning the pins of an IC is an easy job. Simply lay the IC on its side on your work surface, hold the chip by its body and exert enough pressure so that all pins are perpendicular to the body.

Chip Orientation

The IC's must be correctly oriented on the board or they will not operate properly. One end of the chip will carry some sort of identifying mark, typically a notch or a dot or a +

Clock Generator

Besides the 8080, the most critical chip in the SDK-80 circuit is the 8224 Clock Generator.

Insert the 8224 Clock Chip into the socket at location A8.

Power, Clock and Reset Verification

With this single chip installed, we can check the power and clock inputs and the operation of the Reset Switch. The procedure is as follows:

Connect your power supply to terminal lugs E1-E6 on the SDK-80 board.

NOTE

The SDK-80 edge connector is power-compatible with Intel's MDS (Microcomputer Development System). If you have an MDS, the SDK-80 can derive its power through installation in the MDS chassis.

- Turn power on.
- Using a voltmeter, verify +5 VDC at the pad provided.
- Verify +12 VDC at the "+12" pad.
- Verify your supply's negative voltage at the "-10" pad.
- Verify -5 VDC at the "-5" pad, near location A17.
- Press the Reset Switch a few times and check for +4 VDC at A8, pin 1(RESET).

NOTE

Develop the habit of pressing the **Reset Switch each time you power-up** the system.

If you have an oscilloscope, verify that A8 pins 10 and 11 each show 2.048 MHz clocks (Ø2 and Ø1, respectively).

- Insert the 8228 chip into the socket at loca-tion A9.
- Insert the 8080A chip into the socket at lo-cation A10.
- Insert the 8251 chip into the socket at loca-tion A7.
- Insert the 8255 chip into the socket at loca-tion A3.
- Insert the pre-programmed monitor ROM chip into the socket at location A14.

Table 4-5. Power Requirements.

Symbol	Voltage	Minimum System	Maximum System	Unit	
V _{cc}	+5V ±5%	1.3	2.1	Amps	
V _{DD}	+12V ±5%	.35	.45	Amps	
V _{BB}	-10V ±5% -12V ±5%	.20	.30	Amps	

- Using an oscilloscope, verify that A8 pin 12 shows an 18.432 MHz clock (OSC).
- Turn the power off.

Remainder of SDK-80 ICs

After having verified that the SDK-80 logic is correctly receiving power, the system clocks and the RESET signal, you can finish installing the chip complement. Some of the IC's will plug into sockets, others will have to be soldered onto the board.

The procedure is as follows:

- Solder the 93S16 chip into location A1.
- Solder a 74161 chip into locations A2 and A5.
- Solder the 7406 chip into location A6.
- If applicable, solder 8212 chips into loca-tions A11 and A12.
- Solder 8205 chips into locations A13 and A18.
- Solder 8111 chips into locations A25 and A26.

START-UP PROCEDURE

You have now completed the SDK-80 assembly and are ready to start up the system. The startup procedure is as follows:

- Plug your system communication monitor (CRT, Teletype, etc.) into the SDK-80 connector J3.
- Turn power on at both the SDK-80 power supply and your communication monitor.
- Press the Reset Switch.

At this point, your monitor will display the following message:

MCS-80" KIT

Congratulations! You are now ready to start using the system.

TROUBLESHOOTING HINTS

If the SDK-80 system does not work properly, turn the power off and investigate these areas:

- Verify that all resistors have been properly installed and are correctly color-coded. Appendix C summarizes the component values.
- 2. Verify that all capacitors have been properly installed and that all electrolytic capacitors are installed with proper polarity.
- 3. Verify that both diodes (CR1 and CR2) have been installed with proper polarity.
- 4. Verify that the metal tabs of all three transistors are properly positioned.
- Verify that all IC's are installed with their "1"-end identifiers correctly oriented.
- 6. Verify that all jumpers have been properly installed.
- If the above hints do not fix the problem contact the distributor where the SDK-80 was purchased.



Assembled Board (Without Jumpers).

CHAPTER 5 SDK-80 MONITOR

INTRODUCTION

The SDK-80 Monitor is an Intel® 8080 program provided in a pre-programmed ROM. The Monitor accepts and acts upon user commands to operate the SDK-80. It also provides input and output facilities in the form of I/O drivers for user console devices. The Monitor provides the following facilities:

- Displaying selected areas of memory.
- Initiating execution of user programs.
- Setting "BREAK POINTS" in user programs.
- Modifying contents of memory and processor registers.
- Inputting hexadecimal data from the console device to memory.

The Monitor communicates with the user through an interactive console device, normally a Teletype or CRT Terminal. The dialogue between the operator and Monitor consists of user-originated commands in the Monitor's command language, and Monitor responses, either in the form of a printed message or an action being performed. After the cold start procedure (described under the heading, "Cold Start Procedures" in Section III), the Monitor begins the dialogue by typing the sign-on message on the console and requesting a command by presenting a prompt character, "." (period).

B. Description of All Major Functions Performed

1. CONSOLE COMMANDS

The monitor communicates with the operator via an interactive console, normally a teletypewriter. The dialogue between the operator and the monitor consists of commands in the monitor's command language and the monitor's responses. After the cold start procedure, the monitor begins the dialogue by typing a sign-on message on the console and then requests a command by presenting a prompt character, ".". Commands are in the form of a single alphabetic character specifying the command, followed by a list of numeric or alphabetic parameters. Numeric parameters are entered as hexadecimal numbers. The monitor recognizes the characters 0 through 9 and A through F as legal hexadecimal digits. The valid range of numbers is from 1 to 4 hex digits. Longer numbers may be entered, but such numbers will be evaluated modulo 216 so that they will fall into the range specified above.

MONITOR OPERATIONS

The SDK-80 Monitor is a command controlled operations supervisor for the 8080 Microcomputer System Design Kit. Control commands are discussed in Section II, "Command Structure".

I. FUNCTIONAL SPECIFICATION

A. General Characteristics and Scope of Product

The monitor is a program written in Intel® 8080 macro assembly language. The monitor resides in 1K (K = 1024 bytes) of programmed ROM and is located in the address space of the 8080 microcomputer between 0 and 1K. The nonvolatile nature of the program's storage medium means that the monitor is available for use immediately after power-on or reset. The only command requiring an alphabetic parameter is the "X" command. The nature of such parameters will be discussed in the section explaining the command.

2. USE OF THE MONITOR FOR PROGRAMMING AND CHECKOUT

The monitor allows the user to enter, check out, and execute small demonstration programs. The monitor contains facilities for memory modification, 8080 CPU register display and modification, program loading from the console device, program initiation, and the recognition of an "RST 7" instruction as an unconditional branch to RAM address 13FDH. By inserting RST 7 instructions in a program under test, or by using the hardware generated RST 7 instruction (if available), the user can cause execution of a program to transfer to a dedicated location, for whatever purposes he desires.

When the user wishes to re-enter the

monitor, he should use an RST 1 instruction, either generated by hardware or coded into his program. When entered in this manner, the monitor will automatically save the state of the 8080: specifically, it will save all registers (A, B, C, D, E, H, L), the CPU flags (F), the user's Program Counter (PC), and the user's Stack Pointer (SP). These may be examined with the X command. When the operator enters a G command, these values will be restored.

3. I/O SYSTEM

The I/O system provides two routines, console character in and console character out, which the user may call upon to read and write, respectively, characters from and to the console device.

C. Applicable Standards

Throughout this specification, the numbering convention for bits in a word is that bit 0 is the least significant, or rightmost bit.

The internal code set used by the monitor is 7 bit (no parity) ASCII.

II. INTERFACE SPECIFICATIONS

A. Command Structure

In the following paragraphs the monitor command language is discussed. Each command is described, and examples of its use are included for clarity. Error conditions that may be encountered while operating the monitor are described in Section IV.C. 1. DISPLAY MEMORY COMMAND, D D <low address>, <high address>

Selected areas of addressable memory may be accessed and displayed by the D command. The D command produces a formatted listing of the memory area between <low address> and <high address>, inclusive, on the console device. Each line of the listing begins with the address of the first memory location displayed on that line, represented as 4 hexadecimal digits, followed by up to 16 memory locations, each one represented by 2 hexadecimal digits.

The D command may be aborted during execution by typing an Escape (ESC) on the console. The command will be terminated immediately, and a new prompt issued.

Example

D9,2A

0009 00 11 22 33 44 55 66

0010 77 88 99 AA BB CC DD EE FF 10 20 30 40 50 60 70 0020 80 90 A0 B0 C0 D0 E0 F0 01 02 03

2. PROGRAM EXECUTE COMMAND, G

G[<entry point>]

Control of the CPU is transferred from the

The monitor requires each command to be terminated by a carriage return. With the exception of the "S" and "X" commands, the command is not acted upon until the carriage return is sensed. Therefore, the user can abort any command, before he enters the carriage return, by typing any illegal character (such as RUBOUT).

Except where indicated otherwise, a single space is synonymous with the comma for use as a delimiter. Consecutive spaces or commas, or a space or comma immediately following the command letter, will be interpreted as a null parameter. Null parameters are illegal in all commands except the "X" command (see below).

Items enclosed in square brackets "[" and "]" are optional. The consequences of including or omitting them are discussed in the text. monitor to the user program by means of the program execute command, G. The <entry point> should be an address in RAM which contains an instruction in the user's program. If no entry point is specified, the monitor uses, as an address, the value on top of the stack when the monitor was entered.

Example

G1400

Control is passed to location 1400H.

3. INSERT INSTRUCTIONS INTO RAM, I

I <address>

Single instructions, or an entire user program, are entered into RAM with the I command. After sensing the carriage return terminating the command line, the monitor waits for the user to enter a string of hexadecimal digits (0 to 9, A to F). Each digit in the string is converted into its binary value, and then loaded into memory, beginning at the starting address specified and continuing into sequential memory locations. Two hexadecimal digits are loaded into each byte of memory.

Separators between digits (spaces, commas, carriage returns) are ignored; illegal characters, however, will terminate the command with an error message (see section IV.C.1). The character ESC or ALTMODE (which is echoed to the console as "\$") terminates the digit string. If an odd number of hex digits have been entered, a 0 will be appended to the string.

Example

11410 112233445566778899\$

This command puts the following pattern into RAM:

<u>1410</u> 11 22 33 44 55 66 77 88 99 11440 123456789\$

This command puts the following pattern into RAM:

1440 12 34 56 78 90

Note that, since an odd number of hexadecimal digits were entered initially, a 0 was appended to the digit string.

reaches address 0FFFFH without exhausting the source field, it will move data into this location, then stop.

Example

M1410, 150F, 1510

256 bytes of memory are moved from 1410-150F to 1510-160F by this command.

5. SUBSTITUTE MEMORY COMMAND, S

S <address>

The S command allows the user to examine and optionally modify memory locations individually. The command functions as follows:

i. Type an S, followed by the hexadecimal address of the first memory location you wish to examine, followed by a space or comma.

ii. The contents of the location is displayed, followed by a dash (-).

iii. To modify the contents of the location displayed, type in the new data, followed by a space, comma, or carriage return. If you do not wish to modify the location, type only the space, comma, or carriage return.

iv. If a space or comma was typed in step (iii), the next memory location will be displayed as in step (ii). If a carriage return was typed, the S command will be terminated.

4. MOVE MEMORY COMMAND, M

M <low address>, <high address>, <destination>

The M command moves the contents of memory <low address> and <high address>, inclusive, to the area of RAM beginning at <destination>. The contents of the source field remain undisturbed, unless the receiving field overlaps the source field.

The move operation is performed on a byte-by-byte basis, beginning at <low address>. Care should be taken if <destination> is between <low address> and <high address>. For example, if location 1410 contains 1AH, the command M1410, 141F, 1411

will result in locations 1410 to 1420 containing "1A1A1A...".

The monitor will continue to move data until the source field is exhausted, or until it reaches address 0FFFFH. If the monitor

Example

S1450 AA- BB-CC 01-13 23-24

Location 1450, which contains AA is unchanged, but location 1451 (which used to contain BB) now contains CC, 1452 (which used to contain 01) now contains 13, and 1453 (which used to contain 23) now contains 24.

6. EXAMINE AND MODIFY CPU REGISTERS COMMAND, X

X [<register identifier>]

Display and modification of the CPU registers is accomplished via the X command. The X command uses <register identifier> to select the particular register to be displayed. A register identifier is a single alphabetic character denoting a register, defined as follows:



- A 8080 CPU register A
- B 8080 CPU register B
- C 8080 CPU register C
- D 8080 CPU register D
- E 8080 CPU register E
- F 8080 CPU flags byte, displayed in the form as it is stored by the "PUSH PSW" (hex code F5) instruction
- H 8080 CPU register H
- L 8080 CPU register L
- M 8080 CPU registers H and L combined
- P 8080 Program Counter
- S 8080 Stack Pointer

The command operates as follows:

i. Type an X, followed by a register identifier or a carriage return.

ii. The contents of the register are displayed (two hexadecimal digits for A, B, C, D, E, F, H, and L, four hexadecimal digits for M and S), followed by a dash (-).

iii. The register may be modified at this time by typing the new value, followed by a space, comma, or carriage return. If no modification is desired, type only the space, comma, or carriage return.

iv. If a space or comma was typed in step (iii), the next register in sequence (alphabetical order) will be displayed as in step ii (unless S was just displayed in which case the command is terminated). If a carriage return was entered in step iii, the X command is terminated.

interface. The actual console device must conform to this interface.

C. Using the I/O System

The user may access the two monitor I/O system routines from his program by calling the routine desired. The following paragraphs describe the routines available and their respective functions.

CI - Console Input

This routine returns a character received from the console device to the caller in the Aregister. The A register and the CPU condition codes are affected by this operation. The entry point of this routine is 3FDH.

Example

1	EQU 3FDH	
	CALL CI	
	STA DATA	

CO - Console Output

This routine transmits a character, passed from the caller in the C-register, to the console device. The A and C registers, and the CPU condition codes, are affected by this operation. The entry point of this routine is 3FAH.

v. If a carriage return was typed in step (i) above, an annotated list of all registers and their contents are displayed.

Example

XA AA- BB- CC- DD- EE- FF- 12- 34- 1234- 0000 XA AA- 23- CC- 01- EE- FF- 12- 34- 1234- 1010 A-AA B-23 C-CC D-01 E-EE F-FF H-12 L-34 M-1234 P-01CF S-03CD

B. Console Device Drivers

The monitor interfaces to the console device via a universal synchronous/asynchronous receiver/transmitter (USART). The monitor drivers interface with the USART according to the USART specifications. At the time of the assembly of the kit, the USART may be configured for a particular type of console

Example

CO	EQU	3FAH
	MVI	C, "."
	CALL	CO

III. OPERATING SPECIFICATIONS

A. Product Activation Instructions

1. COLD START PROCEDURE

After a power-on or reset, the monitor will begin execution at location 0 in ROM. The monitor will perform an initialization sequence, and then display a sign-on message on the console. When the monitor is ready for a command, it will prompt with a period, ".".

2. USE OF RAM STORAGE IN THE MONITOR

The monitor dynamically assigns its RAM stack near the top of the first 1K bytes of RAM (address space from 4K to 5K). The top 3 bytes in this block of RAM are reserved for a transfer address, supplied

by the user, which is used as a destination location for RST 7 instructions (or the optional hardwired instruction). Several additional bytes are used, below the stack, for temporary storage. Except for RAM addresses 5K-1 to 5K-256, all other RAM is available for the user.

3. BREAK POINT FACILITY

The monitor treats the RST 1 instruction (CF hex) as a special sequence initiator. Upon execution of an RST 1 instruction the monitor will automatically save the complete CPU status and output the sign on message "MCS-80™ KIT" on to the console device. The user can at that time display the contents of the CPU status by initiating an "X" command. After examining the machine status and making changes if necessary the user can resume execution of his program by simply inputting "G" and Carriage Return on the console device. By using the RST 1 break point facilities of the monitor the user can step through large portions of his program by inserting RST 1 instructions at key locations. This technique can significantly reduce the amount of time it takes to debug software.

B. Error Conditions

1. INVALID CHARACTERS

The monitor checks the validity of each character as it is entered from the console. As soon as the monitor determines that the last character entered is illegal in its context, the monitor aborts the command and issues an "*" to indicate the error.

Example

D1400, 145G*

The character G was encountered in a parameter list where only hexadecimal digits and delimiters are valid.

Y*

Y is not a valid command.

2. ADDRESS VALUE ERRORS

Some commands require an address pair of the form <low address>, <high address>. If, on these commands, the value of <low address> is greater than or equal to the value of <high address>, the action indicated by the command will be performed on the data at <low address> only.

Addresses are evaluated modulo 216. Thus, if a hexadecimal address greater than FFFF is entered, only the last 4 hex digits will be used.

4. INTERRUPT PROCESSING

The SDK-80 hardware is designed so that an external device can interrupt the CPU and execute an automatic RST 7 instruction. The monitor, upon execution of a RST 7 instruction, automatically executes an unconditional JUMP to RAM location (13FDH). This facility allows the user to initiate his program upon command of a peripheral device, such as a switch closure, without the activation of the monitor's program control command "G". At any time during the execution of the interrupt-invoked program, the user may re-enter the monitor by executing a RST 1 instruction. The sign-on message "MCS-80 KIT" will be displayed on the console device and all monitor commands are available to the user. To resume the user program, simply input "G" and Carriage Return on the console device.

Another type of address error may occur when the operator specifies a part of memory in a command which does not exist in his particular configuration. In general, if a nonexistent portion of memory is specified as the source field for an instruction, the data fetched will be unpredictable. If a nonexistent portion of memory is given as the destination field in a command, the command has no effect.

APPENDIX A. MONITOR LISTING

8080 MACRO ASSEMBLER, VER 2.3 ERRORS = 0 PAGE 1

PROGRAM: 8080A BOARD MONITOR

COPYRIGHT (C) 1975 INTEL CORPORATION 3065 BOWERS AVENUE SANTA CLARA, CALIFORNIA 95051

ABSTRACT

THIS PROGRAM RUNS ON THE 8080A BOARD AND IS DESIGNED TO PROVIDE THE USER WITH A MINIMAL MONITOR. BY USING THIS PROGRAM, THE USER CAN EXAMINE AND CHANGE MEMORY OR CPU REGISTERS, LOAD A PROGRAM (IN ABSOLUTE HEX) INTO RAM, AND EXECUTE INSTRUCTIONS ALREADY IN MEMORY. THE MONITOR ALSO PROVIDES THE USER WITH ROUTINES FOR PERFORMING CONSOLE I/O.

; PROGRAM ORGANIZATION

THE LISTING IS ORGANIZED IN THE FOLLOWING WAY. FIRST THE COMMAND RECOGNIZER, WHICH IS THE HIGHEST LEVEL ROUTINE IN THE PROGRAM.

NEXT THE ROUTINES TO IMPLEMENT THE VARIOUS COMMANDS. FINALLY, THE UTILITY ROUTINES WHICH ACTUALLY DO THE DIRTY WORK. WITHIN EACH SECTION, THE ROUTINES ARE ORGANIZED IN ALPHABETICAL ORDER, BY ENTRY POINT OF THE ROUTINE.

THIS PROGRAM EXPECTS TO RUN IN THE FIRST 1K OF ADDRESS SPACE. IF, FOR SOME REASON, THE PROGRAM IS RE-ORG'ED, CARE SHOULD BE TAKEN TO MAKE SURE THAT THE TRANSFER INSTRUCTIONS FOR RST 1 AND RST 7 ARE ADJUSTED APPROPRIATELY.

THE PROGRAM ALSO EXPECTS THAT RAM LOCATIONS 5K-1 TO 5K-256, INCLUSIVE, ARE RESERVED FOR THE PROGRAM'S OWN USE. THESE LOCATIONS MAY BE ALTERED, HOWEVER, BY CHANGING THE EQU'ED SYMBOL "DATA" AS DESIRED.

; LIST OF FUNCTIONS

GETCM

DCMD GCMD

10

ICMD MCMD SCMD XCMD ____ BREAK CI CNVBN CO CROUT ECHO ERROR FRET GETCH GETHX GETNM HILO NMOUT PRVAL REGDS RGADR RSTTF SRET STHFØ STHLF VALDG VALDL



0000

ORG ØH

MONITOR EQUATES

		1			
		7			
		;			
ØØ1B		BRCHR	EQU	1BH	; CODE FOR BREAK CHARACTER (ESCAPE)
13FD		BRLOC	EOU	13FDH	; LOCATION OF USER BRANCH INSTRUCTION IN RAM
Ø3FA		BRTAB	EOU	3FAH	; LOCATION OF START OF BRANCH TABLE IN ROM
0027		CMD	EOU	Ø27H	; COMMAND INSTRUCTION FOR USART INITIALIZATION
ØØFB		CNCTL	EOU	ØFBH	; CONSOLE (USART) CONTROL PORT
ØØFA		CNIN	EQU	ØFAH	; CONSOLE INPUT PORT
ØØFA		CNOUT	EOU	ØFAH	; CONSOLE OUTPUT PORT
ØØFB	12.2	CONST	EOU	ØFBH	; CONSOLE STATUS INPUT PORT
000D		CR	EOU	ØDH	; CODE FOR CARRIAGE RETURN
1300		DATA	EOU	5*1024-2	56 ; START OF MONITOR RAM USAGE

MONITOR MACROS

ØØØF	1.	HCHAR EOU	ØFH ; MASK TO SELECT LOWER HEX CHAR FROM BYTE
ØØFF		INVRT EOU	ØFFH ; MASK TO INVERT HALF BYTE FLAG
000A		LF EOU	ØAH : CODE FOR LINE FEED
0000		LOWER EOU	Ø : DENOTES LOWER HALF OF BYTE IN ICMD
		; LSGNON	EOU ; LENGTH OF SIGNON MESSAGE - DEFINED LATER
ØØCF		MODE EQU	ØCFH ; MODE SET FOR USART INITIALIZATION
	-	; MSTAK	EQU ; START OF MONITOR STACK - DEFINED LATER
		; NCMDS	EQU ; NUMBER OF VALID COMMANDS
ØØØF		NEWLN EQU	ØFH ; MASK FOR CHECKING MEMORY ADDR DISPLAY
007F		PRTYØ EQU	Ø7FH ; MASK TO CLEAR PARITY BIT FROM CONSOLE CHAR
13ED	1000	REGS EQU	DATA+255-18 ; START OF REGISTER SAVE AREA
0002		RBR EQU	2 ; MASK TO TEST RECEIVER STATUS
0038	1	RSTU EQU	38H ; TRANSFER LOCATION FOR RST 7 INSTRUCTION
		; RTABS	EOU ; SIZE OF ENTRY IN RTAB TABLE
ØØ1B	4	TERM EOU	1BH ; CODE FOR ICMD TERMINATING CHARACTER (ESCAPE)
0001		TRDY EOU	1 : MASK TO TEST TRANSMITTER STATUS
ØØFF	-	UPPER EOU	ØFFH ; DENOTES UPPER HALF OF BYTE IN ICMD
	P.	and the second se	

; CODE FOR ESCAPE CHARACTER

8080 MACRO ASSEMBLER, VER 2.3 ERRORS = 0 PAGE 3

EQU

1BH

ESC

001B

11

.1

1

;

TRUE MACRO WHERE ; BRANCH IF FUNCTION RETURNS TRUE (SUCCESS) ; FALSE MACRO WHERE ; BRANCH IF FUNCTION RETURNS FALSE (FAILURE) NC ENDM ; BRANCH IF FUNCTION RETURNS FALSE (FAILURE)

USART INITIALIZATION CODE

THE USART IS ASSUMED TO COME UP IN THE RESET POSITION (THIS FUNCTION IS TAKEN CARE OF BY THE HARDWARE). THE USART WILL BE INITIALIZED IN THE SAME WAY FOR EITHER A TTY OR CRT INTERFACE. THE FOLLOWING PARAMETERS ARE USED:

12

RESTART ENTRY POINT

		, IRANO	MII ENNED	ED.			
0000	3ECF	, MVI	A, MODE				
0002	D3FB	OUT	CNCTL	;	OUTPUT	MODE SET TO USART	
0004	3E27	MVI	A,CMD				
0006	D3FB	OUT	CNCTL	;	OUTPUT	COMMAND WORD TO USART	

NO HUNT MODE NOT(RTS) FORCED TO Ø RECEIVE ENABLED DATA TERMINAL READY TRANSMIT ENABLED

COMMAND INSTRUCTION

2 STOP BITS PARITY DISABLED 8 BIT CHARACTERS BAUD RATE FACTOR OF 64

MODE INSTRUCTION

8080 MACRO ASSEMBLER, VER 2.3 ERRORS = 0 PAGE 4

;

		i		
0008		GO:		
0008	22F313	SHLD	LSAVE	; SAVE HL REGISTERSS
000B	El	POP	Н	; GET TOP OF STACK ENTRY
000C	22F513	SHLD	PSAVE	; ASSUME THIS IS LAST P COUNTER
ØØØF	210000	LXI	Н,Ø	; CLEAR HL
0012	39	DAD	SP	; GET STACK POINTER VALUE
0013	22F713	SHLD	SSAVE	; SAVE USER'S STACK POINTER
0016	21F313	LXI	H,ASAVE+	1 ; NEW VALUE FOR STACK POINTER
0019	F9	SPHL		; SET MONITOR STACK POINTER FOR REG SAVE
001A	F5	PUSH	PSW	; SAVE A AND FLAGS
001B	C5	PUSH	В	; SAVE B AND C
ØØ1C	D5	PUSH	D	; SAVE D AND E

PRINT SIGNON MESSAGE

************ ****** 001D 219DØ3 H, SGNON ; GET ADDRESS OF SIGNON MESSAGE LXI 0020 060E B, LSGNON ; COUNTER FOR CHARACTERS IN MESSAGE MVI 0022 MSGL: 0022 4E C,M ; FETCH NEXT CHAR TO C REG MOV 0023 CDE301 CALL ; SEND IT TO THE CONSOLE CO 0026 ; POINT TO NEXT CHARACTER 23 INX H 0027 05 DCR ; DECREMENT BYTE COUNTER B C22200 0028 JNZ ; RETURN FOR NEXT CHARACTER MSGL ******* COMMAND RECOGNIZING ROUTINE FUNCTION: GETCM INPUTS: NONE OUTPUTS: NONE CALLS: GETCH, ECHO, ERROR DESTROYS: A, B, C, H, L, F/F'S DESCRIPTION: GETCM RECEIVES AN INPUT CHARACTER FROM THE USER

AND ATTEMPTS TO LOCATE THIS CHARACTER IN ITS COMMAND

		; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	CHARACT CORREST A TABLE IS TRAN DOES NO THE ERE	TER TABLE. IF SUCCESSFUL, THE ROUTINE PONDING TO THIS CHARACTER IS SELECTED FROM OF COMMAND ROUTINE ADDRESSES, AND CONTROL NSFERRED TO THIS ROUTINE. IF THE CHARACTER OT MATCH ANY ENTRIES, CONTROL IS PASSED TO ROR HANDLER.
ØØ28		GETCM:		
002B	21ED13	LXI	H.MSTAK	: ALWAYS WANT TO RESET STACK PTR TO MONITOR
ØØ2E	F9	SPHL		; /STARTING VALUE SO ROUTINES NEEDN'T CLEAN UP
002F	ØE2E	MVI	c, '.'	; PROMPT CHARACTER TO C
0031	CDF401	CALL	ECHO	; SEND PROMPT CHARACTER TO USER TERMINAL
0034	C33B00	JMP	GTCØ3	; WANT TO LEAVE ROOM FOR RST BRANCH
100000		;		
0038	1. Contractor and the second	ORG	RSTU	; ORG TO RST TRANSFER LOCATION
0038	C3FD13	JMP	USRBR	; JUMP TO USER BRANCH LOCATION
0000		;		
0038	001000	GTC03:	Gillion and	
0038	CDIB02	CALL	GETCH	; GET COMMAND CHARACTER TO A
003E	CDF401	CALL	ECHO	; ECHO CHARACTER TO USER
0041	19	MOV	A,C	; PUT COMMAND CHARACTER INTO ACCUMULATOR
0042	010600	LXI	B, NCMDS	; C CONTAINS LOOP AND INDEX COUNT
0045	218903	LXI	H,CTAB	; HL POINTS INTO COMMAND TABLE

0048		GTCØ5:		
0048	BE	CMP	M	; COMPARE TABLE ENTRY AND CHARACTER
0049	CA5400	JZ	GTC10	; BRANCH IF EQUAL - COMMAND RECOGNIZED
ØØ4C	23	INX	H	; ELSE, INCREMENT TABLE POINTER
ØØ4D	ØD	DCR	С	; DECREMENT LOOP COUNT
004E	C24800	JNZ	GTCØ5	; BRANCH IF NOT AT TABLE END
0051	C30D02	JMP	ERROR	; ELSE, COMMAND CHARACTER IS ILLEGAL
0054		GTC10:		
0054	21ABØ3	LXI	H,CADR	; IF GOOD COMMAND, LOAD ADDRESS OF TABLE
				; /OF COMMAND ROUTINE ADDRESSES
0057	09	DAD	В	; ADD WHAT IS LEFT OF LOOP COUNT
0058	09	DAD	В	; ADD AGAIN - EACH ENTRY IN CADR IS 2 BYTES LONG
0059	7E	MOV	A,M	; GET LSP OF ADDRESS OF TABLE ENTRY TO A
ØØ5A	23	INX	Н	; POINT TO NEXT BYTE IN TABLE
005B	66	MOV	H,M	; GET MSP OF ADDRESS OF TABLE ENTRY TO H
ØØ5C	6F	MOV	L,A	; PUT LSP OF ADDRESS OF TABLE ENTRY INTO L
005D	E9	PCHL	eduardes.	; NEXT INSTRUCTION COMES FROM COMMAND ROUTINE

COMMAND IMPLEMENTING ROUTINES

		; FUNCTION: ; INPUTS: NO ; OUTPUTS: NO ; CALLS: ECH ; DESTROYS: ; DESCRIPTIO	DCMD NE ONE O,NMOUT,H A,B,C,D,H N: DCMD	HIL(E,H EMPI	D,GETCM,CROUT,GETNM ,L,F/F´S LEMENTS THE DISPLAY MEMORY (D) COMMAND
005E		; DCMD:			
005E	ØEØ2	MVI	C.2	;	GET 2 NUMBERS FROM INPUT STREAM
0060	CD5702	CALL	GETNM	1	
0063	Dl	POP	D	;	ENDING ADDRESS TO DE
0064	El	POP	Н	;	STARTING ADDRESS TO HL
0065		DCMØ5:		10-	
0065	CDEEØ1	CALL	CROUT	;	ECHO CARRIAGE RETURN/LINE FEED
0068	7C	MOV	A,H	;	DISPLAY ADDRESS OF FIRST LOCATION IN LINE
0069	CDC302	CALL	NMOUT		
006C	7D	MOV	A,L	;	ADDRESS IS 2 BYTES LONG
ØØ6D	CDC302	CALL	NMOUT		
0070		DCM10:			
0070	ØE2Ø	MVI	C, ' '		
0072	CDF401	CALL	ECHO	;	USE BLANK AS SEPARATOR
0075	7E	MOV	A,M	;	GET CONTENTS OF NEXT MEMORY LOCATION
0076	CDC302	CALL	NMOUT	;	DISPLAY CONTENTS

7

.

0079		CDBD01		CALL	BREAK	;	SEE IF USER WANTS OUT
- internet	1	and the same	+	TRUE	DCM12	;	IF SO, BRANCH
007C	1	DA8500	+	JC	DCM12		
007F		CD9CØ2		CALL	HILO	;	SEE IF ADDRESS OF DISPLAYED LOCATION IS
						;	/GREATER THAN OR EQUAL TO ENDING ADDRESS
	1		+	FALSE	DCM15	;	IF NOT, MORE TO DISPLAY
0082	1	D28BØØ	+	JNC	DCM15	1	
0085			DCM12	2:			
0085		CDEEØ1	1.11.222.2344.23234	CALL	CROUT	:	CARRIAGE RETURN/LINE FEED TO END LINE
0088		C32BØØ		JMP	GETCM	-	ALL DONE
ØØ8B			DCM15	; :			
ØØ88		23		TNX	н		TE MORE TO GO. POINT TO NEXT LOC TO DISPLAY
0080		70		MOV	A T.		CET LOW ORDER BITS OF NEW ADDRESS
0000		EGOF		ANT	NEWIN	-	SEE TE LAST HEY DIGIT OF ADDRESS DENOTES
0000		LUOI		MNI	TALC WILLIA	1	/CTADT OF NEW LINE
MARE		C27000		TNZ	DOMIN	1	NO NOT AT END OF LINE
10002		C36500		TMD	DCMID	1	NO - NOI AI END OF LINE
0032		030300	1	UMP	DCM05	7	IES - START NEW LINE WITH ADDRESS
		14.5	;				
			1++++				
			;				~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~
			;				
			;				
			; FUN	CTION: C	GCMD		
			; INE	PUTS: NON	4E		
			; OUI	PUTS: NO	ONE		
			; CAI	LS: ERRC	DR, GETHX, I	RS'	PTF
			; DES	STROYS: A	A,B,C,D,E	, H	,L,F/F´S
			; DES	SCRIPTION	I: GCMD IN	API	LEMENTS THE BEGIN EXECUTION (G) COMMAND.
			;				
0095			GCMD:	1			
0095		CD2202	and the formation	CALL	GETHX	;	GET ADDRESS (IF PRESENT) FROM INPUT STREAM
	1		+	FALSE	GCMØ5	;	BRANCH IF NO NUMBER PRESENT
0098	1	D2AAØØ	+	JNC	GCMØ5	30.	
ØØ9B		7A		MOV	A.D		ELSE, GET TERMINATOR
0090		FEØD		CPT	CR	4	SEE IF CARRIAGE RETURN
009E		C20D02		TNZ	FRROR		FRROP TE NOT PROPERLY TERMINATED
ØØAI		216513		LXT	H DSAVE	1	WANT NUMBER TO DEDLACE SAVE DOM COUNTER
QQAA		71		MOV	M C		WANT NOMBER TO REPLACE SAVE FOM COUNTER
ØØA5		22		TNY	m,c		
DUNJ		23		INA	п		
00A0		020000		MOV	M,B		
00A7		C3B000	noun	JMP	GCMIN		
AAUU		7.5	GCM05				
00AA		/A		MOV	A,D	;	IF NO STARTING ADDRESS, MAKE SURE THAT
UUAB		FEØD		CPI	CR	;	/CARRIAGE RETURN TERMINATED COMMAND
DADO		C20D02	200.000	JNZ	ERROR	;	ERROR IF NOT
MARA			COM 1 0				
0000		San and San and San and	GCMIN):			

N.St

FUNCTION: ICMD

; INPUTS: NONE

OUTPUTS: NONE ; CALLS: ERROR, ECHO, GETCH, VALDL, VALDG, CNVBN, STHLF, GETNM, CROUT ; DESTROYS: A, B, C, D, E, H, L, F/F'S ; DESCRIPTION: ICMD IMPLEMENTS THE INSERT CODE INTO MEMORY (I) COMMAND. ; ØØB3 ICMD: ØØB3 ØEØ1 C,1 MVI ØØ85 CD5702 CALL GETNM ; GET SINGLE NUMBER FROM INPUT STREAM ØØB8 **3EFF** A, UPPER MVI ØØBA 32F913 ; TEMP WILL HOLD THE UPPER/LOWER HALF BYTE FLAG STA TEMP ØØBD ; ADDRESS OF START TO DE POP Dl D ØØBE ICM05: ØØBE CD1B02 CALL GETCH ; GET A CHARACTER FROM INPUT STREAM ØØCl 4F MOV C,A ØØC2 CDF401 CALL ECHO ; ECHO IT ØØC5 79 MOV A,C ; PUT CHARACTER BACK INTO A 0006 FE1B ; SEE IF CHARACTER IS A TERMINATING CHARACTER CPI TERM 00C8 CAF400 ; IF SO, ALL DONE ENTERING CHARACTERS JZ ICM25 ØØCB CD8AØ3 ; ELSE, SEE IF VALID DELIMITER CALL VALDL ICMØ5 ; IF SO SIMPLY IGNORE THIS CHARACTER 1 TRUE + ØØCE 1 DABEØØ JC ICM05 + ; ELSE, CHECK TO SEE IF VALID HEX DIGIT 00D1 CD6FØ3 CALL VALDG ICM20 ; IF NOT, BRANCH TO HANDLE ERROR CONDITION 1 FALSE + 00D4 1 D2EE00 JNC ICM20 +

ØØD7	CDDA01	CALL	CNVBN	; CONVERT DIGIT TO BINARY
ØØDA	4 F	MOV	C,A	; MOVE RESULT TO C
ØØDB	CD5003	CALL	STHLF	; STORE IN APPROPRIATE HALF WORD
ØØDE	3AF913	LDA	TEMP	; GET HALF BYTE FLAG
00E1	B7	ORA	А	; SET F/F'S
ØØE2	C2E600	JNZ	ICM10	; BRANCH IF FLAG SET FOR UPPER
00E5	13	INX	D	; IF LOWER, INC ADDRESS OF BYTE TO STORE IN
ØØE6		ICM10:		
ØØE6	EEFF	XRI	INVRT	; TOGGLE STATE OF FLAG
ØØE8	32F913	STA	TEMP	; PUT NEW VALUE OF FLAG BACK
ØØEB	C3BEØØ	JMP	ICM05	; PROCESS NEXT DIGIT
ØØEE		ICM20:		
ØØEE	CD4503	CALL	STHFØ	; ILLEGAL CHARACTER
ØØF1	C30D02	JMP	ERROR	; MAKE SURE ENTIRE BYTE FILLED THEN ERROR
00F4		ICM25:		
ØØF4	CD45Ø3	CALL	STHFØ	; HERE FOR ESCAPE CHARACTER - INPUT IS DONE
00F7	CDEEØ1	CALL	CROUT	; ADD CARRIAGE RETURN
ØØFA	C32BØØ	JMP	GETCM	

12

A LINE OF THE PARTY AND A LINE OF THE PARTY AND A LINE OF	3080	MACRO	ASSEMBLER,	VER	2.3	ERRORS	= 0	PAGE	9
---	------	-------	------------	-----	-----	--------	-----	------	---

		; FUNCTION: N	MCMD		
		; INPUTS: NUI	NE		
		; OUTPUTS: NO	JNE HTTO	CEM	NIM
		; CALLS: GET	MATLO,	GET.	
		, DESIROIS: /	4, D, C, D,	TMD	FMENTS THE MOVE DATA IN MEMORY (M) COMMAND
		, DESCRIPTION	N. MCHD	THE	DEMENTS THE MOVE DATA IN MEMORI (M) COMMAND.
ØØFD		MCMD			
ØØFD	ØEØ3	MUT	C 3		
ØØFF	CD5702	CALL	GETNM		GET 3 NUMBERS FROM INPUT STREAM
0102	C1	POP	B		DESTINATION ADDRESS TO BC
0103	El	POP	Ĥ		ENDING ADDRESS TO HL
0104	Dl	POP	D		STARTING ADDRESS TO DE
0105	1200	MCM05:	~	'	
0105	E5	PUSH	Н		SAVE ENDING ADDRESS
0106	62	MOV	H.D		
0107	6B	MOV	L,E	;	SOURCE ADDRESS TO HL
0108	7 E	MOV	A,M	;	GET SOURCE BYTE
0109	60	MOV	H,B		
010A	69	MOV	L,C	;	DESTINATION ADDRESS TO HL
Ø10B	77	MOV	M,A	;	MOVE BYTE TO DESTINATION
Ø10C	Ø3	INX	В	;	INCREMENT DESTINATION ADDRESS
010D	78	MOV	A,B		
010E	B1	ORA	С	;	TEST FOR DESTINATION ADDRESS OVERFLOW
010F	CA2B00	JZ	GETCM	;	IF SO, CAN TERMINATE COMMAND
0112	13	INX	D	;	INCREMENT SOURCE ADDRESS
0113	EL	POP	Н	;	ELSE, GET BACK ENDING ADDRESS
0114	CD9C02	CALL	HILO	;	SEE IF ENDING ADDR>=SOURCE ADDR
1		+ FALSE	GETCM	ĩ	IF NOT, COMMAND IS DONE
011/ 1	D22B00	+ JNC	GETCM		House allowing allow i
ØIIA	C30501	JMP	MCM05	;	MOVE ANOTHER BYTE
		;	******	***	*****
				N 11 11	
		· FUNCTION ·	SCMD		
		: INPUTS: NOT	VE		
		: OUTPUTS: NO	ONE		
		; CALLS: GET	HX.GETCM	.NM	OUT.ECHO
		; DESTROYS: /	A,B,C,D,	E,H	,L,F/F'S
		; DESCRIPTION	N: SCMD	IMP	LEMENTS THE SUBSTITUTE INTO MEMORY (S) COMMAND.
		;			
Ø11D		SCMD:			
Ø11D	CD2202	CALL	GETHX	;	GET A NUMBER, IF PRESENT, FROM INPUT
0120	C5	PUSH	В		
0121	El	POP	H	;	GET NUMBER TO HL - DENOTES MEMORY LOCATION
0122		SCMØ5:	7200 - 200		and while the billion of the second states of
0122	/A	MOV	A,D	;	GET TERMINATOR
0123	FE20	CPI		;	SEE IF SPACE
0125	CAZDØI	JZ	SCMIØ		YES - CONTINUE PROCESSING

0128	FE2C		CPI		;	ELSE, SEE IF COMMA
Ø12A	C22BØØ		JNZ	GETCM	;	NO - TERMINATE COMMAND
Ø12D		SCM10	:			
Ø12D	7E		MOV	A,M	;	GET CONTENTS OF SPECIFIED LOCATION TO A
Ø12E	CDC3Ø2		CALL	NMOUT	;	DISPLAY CONTENTS ON CONSOLE
0131	ØE2D		MVI	C, '-'		
Ø133	CDF401		CALL	ECHO	;	USE DASH FOR SEPARATOR
0136	CD2202		CALL	GETHX	;	GET NEW VALUE FOR MEMORY LOCATION, IF ANY
1		+	FALSE	SCM15	;	IF NO VALUE PRESENT, BRANCH
0139 1	D23D01	+	JNC	SCM15	-	
Ø13C	71		MOV	M,C	;	ELSE, STORE LOWER 8 BITS OF NUMBER ENTERED
Ø13D		SCM15	:	and the second s	- 57	
Ø13D	23		INX	Н	;	INCREMENT ADDRESS OF MEMORY LOCATION TO VIEW
Ø13E	C32201		JMP	SCM05		
-339 E (2017M)			and the second sec			
÷.		. * * * *	******	*******	***	* * * * * * * * * * * * * * * * * * * *
				national contra		
		ř.				
		, DUN	COTON .	CMD		
		; FUN	CTION: A	XCMD		
		; INP	UTS: NOI	NE		
		; 001	PUTS: NO	JNE		
		; CAL	LS: GETC	CH, ECHO, I	REGI	DS, GETCM, ERROR, RGADR, NMOUT, CROUT, GETHX
		; DES	TROYS: A	A, B, C, D, I	E,H	,L,F/F S
		; DES	CRIPTION	N: XCMD	[MP]	LEMENTS THE REGISTER EXAMINE AND CHANGE (X)
		;		COMMAN	VD.	
44.4.94		;				
0141		XCMD:				
0141	CD1B02		CALL	GETCH	;	GET REGISTER IDENTIFIER
0144	4 F		MOV	C,A		
0145	CDF401		CALL	ECHO	;	ECHO IT
0148	79		MOV	A,C		
0149	FEØD		CPI	CR		
Ø14B	C25401		JNZ	XCM05	;	BRANCH IF NOT CARRIAGE RETURN
Ø14E	CDE602		CALL	REGDS	;	ELSE, DISPLAY REGISTER CONTENTS
0151	C32BØØ		JMP	GETCM	;	THEN TERMINATE COMMAND
0154		XCM05	:			
0154	4 F		MOV	C,A	;	GET REGISTER IDENTIFIER TO C
Ø155	CD1703		CALL	RGADR	;	CONVERT IDENTIFIER INTO RTAB TABLE ADDR
Ø158	C5		PUSH	В		
0159	El		POP	Н		PUT POINTER TO REGISTER ENTRY INTO HL
Ø15A	ØE2Ø		MVT	č. : :		
Ø15C	CDF401		CALL	ECHO		ECHO SPACE TO USER
015F	79		MOV	A.C	- C.	Long Dinor in opin
0160	328913		STA	TEMP	-	PUT SPACE INTO TEMP AS DELIMITER
0163		XCM10	:	TRUE	1	The strice and the selectered
0163	345913	nentb	LDA	TEMP		GET TERMINATOR
0166	FE20		CPT		:	SEE TE A BLANK
0169	CAZOGI		17	VCMIE	1	VES - CO CHECK DOTNIED INTO TADLE
Ø160	FEOC		CDT	VCHID	1	NO - CEE TE COMMA
0108	COODDAG		TNR	comou	1	NO - SEE IF COMMA
DIOD	CZ2800		JNZ	GETCM	;	NO - MUST BE CARRIAGE RETURN TO END COMMAND

e

0170		XCM15	:			
0170	7E		MOV	A,M		
0171	B7		ORA	A	;	SET F/F'S
0172	C27BØ1		JNZ	XCM18		BRANCH IF NOT AT END OF TABLE
0175	CDEEØ1		CALL	CROUT		ELSE. OUTPUT CARRIAGE RETURN LINE FEED
Ø178	C32BØØ		JMP	GETCM		AND EXIT
Ø17B		XCM18		001011		
Ø178	E5	nonito	PUSH	н		PUT POINTER ON STACK
Ø17C	5.5		MOV	EM	'	TOT FOILIDE ON DINCE
Ø17D	1613		MUT		SH	P 8 . FETCH ADDRESS OF SAVE LOCATION FROM TABLE
0170	1013		TNY	D, DAIA	on	K o , FEICH ADDRESS OF SAVE BOCATION FROM TADE
0170	16		MOU	D M		REMCH LENCHH FLAC FROM MARLE
0100	40		DUCU	D, M	7	CAVE ADDDECC OF CAVE LOCATION
0101	DS		PUSH	D	;	SAVE ADDRESS OF SAVE LOCATION
0182	D5		PUSH	D		
0183	EI		POP	Н	;	MOVE ADDRESS TO HL
0184	C5		PUSH	В	;	SAVE LENGTH FLAG
0185	7E		MOV	A,M	;	GET 8 BITS OF REGISTER FROM SAVE LOCATION
0186	CDC302		CALL	NMOUT	;	DISPLAY IT
0189	Fl		POP	PSW	;	GET BACK LENGTH FLAG
Ø18A	F5		PUSH	PSW	;	SAVE IT AGAIN
Ø18B	B7		ORA	A	;	SET F/F'S
Ø18C	CA9401		JZ	XCM20		IF 8 BIT REGISTER, NOTHING MORE TO DISPLAY
Ø18F	2B		DCX	н		ELSE, FOR 16 BIT REGISTER, GET LOWER 8 BITS
0190	7E		MOV	A . M	'	
0191	CDC302		CALL	NMOUT		DISPLAY THEM
0194	000000	XCM20	·	1411001	'	DIDIDNI INDI
0194	ØF2D	ACTLO	MSZT	c ·_·		
0104	CDEAGI		CATT	ECHO	15	HER DACH AC CEDADATOD
0190	CD1401		CALL	CDOULY	7	ODE DADE AS SEPARATOR
0199	CDZZOZ		CALL	GETHX	;	SEE IF THERE IS A VALUE TO PUT INTO REGISTER
0100	1	+	FALSE	XCM30	;	NO - GO CHECK FOR NEXT REGISTER
0190	1 D2B401	+	JNC	XCM30		
019F	7A		MOV	A,D		
Ø1AØ	32F913		STA	TEMP	;	ELSE, SAVE THE TERMINATOR FOR NOW
Ø1A3	Fl		POP	PSW	;	GET BACK LENGTH FLAG
Ø1A4	El		POP	Н	;	PUT ADDRESS OF SAVE LOCATION INTO HL
Ø1A5	B7		ORA	A	;	SET F/F'S
Ø1A6	CAABØ1		JZ	XCM25	;	IF 8 BIT REGISTER, BRANCH
Ø1A9	70		MOV	M,B	;	SAVE UPPER 8 BITS
ØIAA	2B		DCX	Н	-	POINT TO SAVE LOCATION FOR LOWER 8 BITS
ØLAB		XCM25		1997	6	
ØIAB	71		MOV	M.C		STORE ALL OF 8 BIT OR LOWER 1/2 OF 16 BIT REG
ALAC		XCM27			1	bioke Hell of o bil ok bondk 1/2 of 10 bil hed
01AC	110300	ACH2/				STAR OF ENTRY IN DUAR TARLE
ALAE	E1		DOD	D, MIND.	2 1	DOINTED INTO DECICIED TADLE DUAD
01D0	10		POP	n	i	POINTER INTO REGISTER TABLE RIAD
01D0	19		DAD	D NOW 1 A	;	ADD ENTRI SIZE TO POINTER
01B1	C30301		JMP	XCM10	;	DO NEXT REGISTER
0184		XCM30	La calente	100 10000		
Ø1B4	/A		MOV	A,D	7	GET TERMINATOR
Ø1B5	32F913		STA	TEMP	;	SAVE IN MEMORY
Ø1B8	Dl		POP	D	;	CLEAR STACK OF LENGTH FLAG AND ADDRESS
Ø1B9	Dl		POP	D	;	/OF SAVE LOCATION

39

C3ACØ1 Ø1BA XCM27 ; GO INCREMENT REGISTER TABLE POINTER JMP ***************************** UTILITY ROUTINES ************* FUNCTION: BREAK INPUTS: NONE CTER INPUT OUTPUTS: CARRY - 1 IF ESCAPE CHARA - Ø IF ANY OTHER CHARACTER OR NO CHARACTER PENDING CALLS: NOTHING DESTROYS: A, F/F'S DESCRIPTION: BREAK IS USED TO SENSE AN ESCAPE CHARACTER FROM THE USER. IF NO CHARACTER IS PENDING, OR IF THE PENDING CHARACTER IS NOT THE ESCAPE, THEN A FAILURE IN THIS CASE, RETURN (CARRY=0) IS TAKEN. THE PENDING CHARACTER (IF ANY) IS LOST. IF THE PENDING CHARACTER IS AN ESCAPE CHARACTER, BREAK TAKES A SUCCESS RETURN (CARRY=1). Ø1RD DDEAK

OTDD		DREAK .			
Ø1BD	DBFB	IN	CONST ;	GET CONSOLE STATUS	
Ø1BF	E602	ANI	RBR ;	SEE IF CHARACTER PENDING	
Ø1C1	CA1802	JZ	FRET ;	NO - TAKE FAILURE RETURN	
Ø1C4	DBFA	IN	CNIN ;	YES - PICK UP CHARACTER	
Ø1C6	E67F	ANI	PRTYØ ;	STRIP OFF PARITY BIT	
01C8	FE1B	CPI	BRCHR ;	SEE IF BREAK CHARACTER	
ØlCA	CA4303	JZ	SRET ;	YES - SUCCESS RETURN	
Ø1CD	C31802	JMP	FRET ;	NO - FAILURE RETURN - CHARACTER	LOST
		;			
		;			
		*********	*******	*******************************	******
		:			
		; FUNCTION: C:	I		
		; INPUTS: NONE	E		CONTRACT OF
		; OUTPUTS: A -	- CHARACTE	R FROM CONSOLE	
		; CALLS: NOTH:	ING		2
		; DESTROYS: A	F/F'S		
		; DESCRIPTION	CI WAITS	UNTIL A CHARACTER HAS BEEN ENTEN	RED AT THE
<i>k</i> :	2	;	CONSOLE	AND THEN RETURNS THE CHARACTER,	VIA THE A
			REGISSTE	R. TO THE CALLING ROUTINE. THIS	ROUTINE
			IS CALLE	D BY THE USER VIA A JUMP TABLE IN	N RAM.
			and the second		
0100		CT.			120

40

1.0

Ø1DØ Ø1D2	DBFB E6Ø2	IN CONST ; GET STATUS OF CONSOLE ANI RBR ; CHECK FOR RECEIVER BUFFER READY
Ø1D4	CADØØ1	JZ CI ; NOT YET - WAIT
Ø1D7	DBFA	IN CNIN ; READY SO GET CHARACTER
Ø1D9	C9	RET

		; FUNCTION: CNVBN . INPUTS: C - ASCII CHARACTER (4'-'9' OR 'A'-'F'
		; OUTPUTS: A - Ø TO F HEX
		: DESTROYS: A.F/F'S
		DESCRIPTION: CNVBN CONVERTS THE ASCII REPRESENTATION OF A HEX CNVBN INTO ITS CORRESPONDING BINARY VALUE. CNVBN DOES NOT CHECK THE VALIDITY OF ITS INPUT.
01DA		CNUDN.
ØIDA	79	MOV A.C
Ø1DB	D630	SUI 'Ø' : SUBTRACT CODE FOR 'Ø' FROM ARGUMENT
Øldd	FEØA	CPI 10 ; WANT TO TEST FOR RESULT OF 0 TO 9
Øldf	F8	RM ; IF SO, THEN ALL DONE
ØleØ	D607	SUI 7 ; ELSE, RESULT BETWEEN 17 AND 23 DECIMAL
Ø1E2	C9	RET ; SO RETURN AFTER SUBTRACTING BIAS OF 7

		FUNCTION: CO
		: INPUTS: C - CHARACTER TO OUTPUT TO CONSOLE
		; OUTPUTS: C - CHARACTER OUTPUT TO CONSOLE
		; CALLS: NOTHING
		; DESTROYS: A,F/F'S
		; DESCRIPTION: CO WAITS UNTIL THE CONSOLE IS READY TO ACCEPT A CHARACTE ; AND THEN SENDS THE INPUT ARGUMENT TO THE CONSOLE.
0183		io.
Ø1E3	DBFB	IN CONST : GET STATUS OF CONSOLE
Ø1E5	E601	ANI TRDY ; SEE IF TRANSMITTER READY
Ø1E7	CAE301	JZ CO ; NO - WAIT
Ølea	79	MOV A,C ; ELSE, MOVE CHARACTER TO A REGISTER FOR OUTPUT
Øleb	D3FA	OUT CNOUT ; SEND TO CONSOLE
ØIED	69	RET
		· ************************************

and -

		; FUNCTION C ; INPUTS: NC ; OUTPUTS: N ; CALLS: ECH ; DESTROYS:	ROUT NE IONE IO A.B.C.F/	F'S	s
		; DESCRIPTIC	N: CROUT FEED)	SE TO	ENDS A CARRIAGE RETURN (AND HENCE A LINE O THE CONSOLE.
ØIEE		CROUT.			
Ølee	ØEØD	MVI	C.CR		
ØlfØ	CDF401	CALL	ECHO		
Ø1F3	C9	RET			
		;			
		1	and the second second		
		; * * * * * * * * * * *	*******	***	****************
		;			
		; FUNCTION.	PCHO		
		· INPUTS · C	- CHARAC	TER	R TO ECHO TO TERMINAL
		: OUTPUTS: C	- CHARA	CTE	ER ECHOED TO TERMINAL
		; CALLS: CO		n cum	
		; DESTROYS:	A,B,F/F	S	
		; DESCRIPTIC	N: ECHO	TAK	KES A SINGLE CHARACTER AS INPUT AND, VIA
		;	THE M	ONI	ITOR, SENDS THAT CHARACTER TO THE USER
		;	TERMI	NAL	L. A CARRIAGE RETURN IS ECHOED AS A CARRIAGE
		;	RETUR	NL	LINE FEED, AND AN ESCAPE CHARACTER IS ECHOED AS S.
0104		;			
0154	41	ECHO:	PC		CAVE ADCUMENT
0185	3E1B	MUT	D,C	ĩ	; SAVE ARGUMENT
Ø1F7	BB	CMP	R, DOC		· SEE TE ECHOING AN ESCAPE CHARACTER
Ø1F8	C2FDØ1	JNZ	ECH05	:	NO - BRANCH
ØlfB	ØE24	MVI	C.'S'		YES - ECHO AS \$
ØlfD	and the second s	ECHØ5:	-/ +	'	
Ø1FD	CDE301	CALL	CO	;	; DO OUTPUT THROUGH MONITOR
0200	3EØD	MVI	A,CR		
0202	B8	CMP	В	;	; SEE IF CHARACTER ECHOED WAS A CARRIAGE RETURN
0203	C20B02	JNZ	ECH10	;	; NO - NO NEED TO TAKE SPECIAL ACTION
0206	ØEØA	MVI	C,LF	;	; YES - WANT TO ECHO LINE FEED, TOO
0208	CDE301	CALL	CO		
020B	4.0	ECH10:			
0208	48	NOM	С,В	;	; RESTORE ARGUMENT
0200	69	RET			and an analysis of the second s
		********	*******	***	*******
* 1		,			
		DUNCETON	EDDOD		

; FUNCTION: ERROR ; INPUTS: NONE ; OUTPUTS: NONE

; CALLS: ECHO, CROUT, GETCM DESTROYS: A, B, C, F/F'S ; DESCRIPTION: ERROR PRINTS THE ERROR CHARACTER (CURRENTLY AN ASTERISK) ON THE CONSOLE, FOLLOWED BY A CARRIAGE RETURN-LINE FEED, AND THEN RETURNS CONTROL TO THE COMMAND RECOGNIZER. 020D ERROR: C, '*' Ø20D ØE2A MVI 020F CDF401 ; SEND * TO CONSOLE CALL ECHO 0212 CDEE01 ; SKIP TO BEGINNING OF NEXT LINE CALL CROUT 0215 C32BØØ JMP ; TRY AGAIN FOR ANOTHER COMMAND GETCM FUNCTION: FRET ; INPUTS: NONE ; OUTPUTS: CARRY - ALWAYS Ø ; CALLS: NOTHING ; DESTROYS: CARRY DESCRIPTION: FRET IS JUMPED TO BY ANY ROUTINE THAT WISHES TO INDICATE FAILURE ON RETURN. FRET SETS THE CARRY FALSE, DENOTING FAILURE, AND THEN RETURNS TO THE CALLER OF THE ROUTINE INVOKING FRET. 0218 FRET: 0218 37 STC ; FIRST SET CARRY TRUE

Ø219 Ø21A	3 F C 9	CMC RET	; THEN COMPLEMENT IT TO MAKE IT FALSE ; RETURN APPROPRIATELY
		; ; ; * * * * * * * * * * * * * * * *	*****
		; FUNCTION: GETCH ; INPUTS: NONE ; OUTPUTS: C - NEX ; CALLS: CI ; DESTROYS: A,C,F/ ; DESCRIPTION: GET ; TO	T CHARACTER IN INPUT STREAM F'S CH RETURNS THE NEXT CHARACTER IN THE INPUT STREAM THE CALLING PROGRAM.
Ø21B		; GETCH:	
021B 021E 0220 0221	CDD001 E67F 4F C9	CALL CI ANI PRTY MOV C,A RET	; GET CHARACTER FROM TERMINAL Ø ; TURN OFF PARITY BIT IN CASE SET BY CONSOLE ; PUT VALUE IN C REGISTER FOR RETURN
		; ; ; * * * * * * * * * * * * * * * * *	****

7

0222

0222

0223

0226

0228

FUNCTION: GETHX INPUTS: NONE OUTPUTS: BC - 16 BIT INTEGER D - CHARACTER WHICH TERMINATED THE INTEGER CARRY - 1 IF FIRST CHARACTER NOT DELIMITER - Ø IF FIRST CHARACTER IS DELIMITER CALLS: GETCH, ECHO, VALDL, VALDG, CNVBN, ERROR DESTROYS: A, B, C, D, E, F/F'S DESCRIPTION: GETHX ACCEPTS A STRING OF HEX DIGITS FROM THE INPUT STREAM AND RETURNS THEIR VALUE AS A 16 BIT BINARY INTEGER. IF MORE THAN 4 HEX DIGITS ARE ENTERED, ONLY THE LAST 4 ARE USED. THE NUMBER TERMINATES WHEN A VALID DELIMITER IS ENCOUNTERED. THE DELIMITER IS ALSO RETURNED AS AN OUTPUT OF THE FUNCTION. ILLEGAL CHARACTERS (NOT HEX DIGITS OR DELIMITERS) CAUSE AN ERROR INDICATION. IF THE FIRST (VALID) CHARACTER ENCOUNTERED IN THE INPUT STREAM IS NOT A DELIMITER, GETHX WILL RETURN WITH THE CARRY BIT SET TO 1; OTHERWISE, THE CARRY BIT IS SET TO Ø AND THE CONTENTS OF BC ARE UNDEFINED. GETHX: E5 PUSH ; SAVE HL H 210000 H,Ø LXI ; INITIALIZE RESULT ; INITIALIZE DIGIT FLAG TO FALSE 1EØØ MVI E,0 GHXØ5:

	CD1BØ2		CALL	GETCH	;	GET A CHARACTER
	4 F		MOV	C,A		
	CDF401		CALL	ECHO	i	ECHO THE CHARACTER
	CD8AØ3		CALL	VALDL	;	SEE IF DELIMITER
1		+	FALSE	GHX10	;	NO - BRANCH
1	D24102	+	JNC	GHX10	-50	
	51		MOV	D.C	:	YES - ALL DONE, BUT WANT TO RETURN DELIMITER
	E5		PUSH	Н		
	C1		POP	В	;	MOVE RESULT TO BC
	El		POP	Н	;	RESTORE HL
	7B		MOV	A.E	-	GET FLAG
	B7		ORA	A		SET F/F'S
	C24303		JNZ	SRET	;	IF FLAG NON-Ø, A NUMBER HAS BEEN FOUND
	CA1802		JZ	FRET	;	ELSE, DELIMITER WAS FIRST CHARACTER
		GHX10	:			
	CD6FØ3		CALL	VALDG	;	IF NOT DELIMITER, SEE IF DIGIT
1		+	FALSE	ERROR	;	ERROR IF NOT A VALID DIGIT, EITHER
1	D20D02	+	JNC	ERROR	1	
	CDDA01		CALL	CNVBN	;	CONVERT DIGIT TO ITS BINARY VALUE
	leff		MVI	E,ØFFH		SET DIGIT FLAG NON-Ø
	29		DAD	Н	-	*2
	29		DAD	Н		*4
	29		DAD	Н	-	*8
	11111	CD1B02 4F CDF401 CD8A03 1 D24102 51 E5 C1 E1 7B B7 C24303 CA1802 CD6F03 1 D20D02 CDDA01 1EFF 29 29 29	CD1B02 4F CDF401 CD8A03 1 + 1 D24102 + 51 E5 C1 E1 7B B7 C24303 CA1802 GHX10 CD6F03 1 + 1 D20D02 + CDDA01 1EFF 29 29 29	CD1B02 CALL 4F MOV CDF401 CALL CD8A03 CALL 1 + FALSE 1 D24102 + JNC 51 MOV E5 PUSH C1 POP E1 POP 7B MOV B7 ORA C24303 JNZ CA1802 JZ GHX10: CD6F03 CALL 1 + FALSE 1 D20D02 + JNC CDDA01 CALL 1EFF MVI 29 DAD 29 DAD	$\begin{array}{cccc} CD1B02 & CALL & GETCH \\ 4F & MOV & C,A \\ CDF401 & CALL & ECHO \\ CD8A03 & CALL & VALDL \\ 1 & + FALSE & GHX10 \\ 1 & D24102 & + & JNC & GHX10 \\ 51 & MOV & D,C \\ E5 & PUSH & H \\ C1 & POP & B \\ E1 & POP & H \\ 7B & MOV & A,E \\ B7 & ORA & A \\ C24303 & JNZ & SRET \\ CA1802 & JZ & FRET \\ GHX10: \\ \hline \\ CD6F03 & CALL & VALDG \\ 1 & + FALSE & ERROR \\ 1 & D20D02 & + & JNC & ERROR \\ 1 & D20D02 & + & JNC & ERROR \\ 1 & D20D02 & + & JNC & ERROR \\ 1 & POP & H \\ 29 & DAD & H \\ 29 & DAD & H \\ \end{array}$	CD1B02 CALL GETCH ; 4F MOV C,A ; CDF401 CALL ECHO ; CD8A03 CALL VALDL ; 1 + FALSE GHX10 ; 1 + FALSE GHX10 ; 1 D24102 + JNC GHX10 ; 51 MOV D,C ; ; ; 51 MOV D,C ; ; 51 POP B ; ; 78 MOV A,E ; ; 87 ORA A ; ; CD4002 JNZ SRET ; ; 1 + FALSE ERROR ; 1 D20D02 + JNC ERROR

024F	29		DAD	Н	;	*16
0250	0600		MVI	в,0	;	CLEAR UPPER 8 BITS OF BC PAIR
0252	4 F		MOV	C,A	;	BINARY VALUE OF CHARACTER INTO C
0253	09		DAD	В	;	ADD THIS VALUE TO PARTIAL RESULT
0254	C32802		JMP	GHXØ5	;	GET NEXT CHARACTER
		7				
		;	******	*******	***	* * * * * * * * * * * * * * * * * * * *
		1				
		. FUNC	TTON .	FUNM		
		. TNPU	TS: C -	- COUNT (DF 1	NUMBERS TO FIND IN INDUT STREAM
		; OUTE	UTS: TO	OP OF STA	ACK	- NUMBERS FOUND IN REVERSE ORDER (LAST ON TOP
		; CALL	C. CD.		30.04	OF STACK)
		; CALL	DOVC.	IX, HILO, I	SKR	JR I P/P'C
		, DESI	DIDTITON	A, D, C, D, D	5, D	NDC & CDECTETED COUNT OF NUMBERS RETWEEN 1
		, 0050	, KIFIIOI	AND 3	TI	NDS A SPECIFIED COUNT OF NUMBERS, DEIWEEN I
		4		STREAM	A	ND RETURNS THEIR VALUES ON THE STACK. IF 2
				OR MOI	RE	NUMBERS ARE REQUESTED, THEN THE FIRST MUST BE
				LESS 7	CHAI	N OR EQUAL TO THE SECOND, OR THE FIRST AND
		;		SECONI	D NI	UMBERS WILL BE SET EQUAL. THE LAST NUMBER
		;		REQUES	STE	D MUST BE TERMINATED BY A CARRIAGE RETURN
		7		OR AN	ER	ROR INDICATION WILL RESULT.
		;				
0257		GETNM:				
0257	2EØ3		MVI	L,3	;	PUT MAXIMUM ARGUMENT COUNT INTO L
0259	79		MOV	A,C	;	GET THE ACTUAL ARGUMENT COUNT
025A	E603		ANI	3	;	FORCE TO MAXIMUM OF 3
025C	68		RZ		;	IF Ø, DON T BOTHER TO DO ANYTHIING
0250	67	ONMOS	MOV	Н,А	;	ELSE, PUT ACTUAL COUNT INTO H
ØZDE	000000	GNM05:	CALL	ODMOV		CRE & NUMBER REOM TURUE CERTIN
0256	CD2202		CALL	GETHA	7	GET A NUMBER FROM INPUT STREAM
0261 1	D20002	+	TALSE	ERROR	;	ERROR IF NOT THERE - TOO FEW NUMBERS
0201 1	C5	Ŧ	DUCU	ERROR	-	FICE CAVE NUMBED ON CHACK
0204	20		DCP	D T	1	DECREMENT MAXIMUM ARCUMENT COUNT
0265	25		DCR	н		DECREMENT ACTUAL ARGUMENT COUNT
0267	CA7302		.17	GNM10	:	BRANCH IF NO MORE NUMBERS WANTED
026A	7A		MOV	A.D		ELSE, GET NUMBER TERMINATOR TO A
Ø268	FEØD		CPT	CR		SEE IF CARRIAGE RETURN
Ø26D	CAØDØ2		JZ	ERROR	-	ERROR IF SO - TOO FEW NUMBERS
0270	C35EØ2		JMP	GNM05	-	ELSE, PROCESS NEXT NUMBER
Ø273		GNM10:		1000 C	1	
0273	7A	CONTRACTOR OF STREET, ST	MOV	A,D		WHEN COUNT Ø, CHECK LAST TERMINATOR
0274	FEØD		CPI	CR		
0276	C20D02		JNZ	ERROR	7	ERROR IF NOT CARRIAGE RETURN
0279	Ølffff		LXI	B,ØFFFI	FH	; HL GETS LARGEST NUMBER
Ø27C	7D		MOV	A,L	;	GET WHAT'S LEFT OF MAXIMUM ARG COUNT
Ø27D	B7		ORA	A	;	CHECK FOR Ø
Ø27E	CA8602		JZ	GNM2Ø	;	IF YES, 3 NUMBERS WERE INPUT

Net

Ø281		GNM15	:			
Ø281	C5		PUSH	В	;	IF NOT, FILL REMAINING ARGUMENTS WITH ØFFFFH
Ø282	2D		DCR	L		
Ø283	C28102		JNZ	GNM15		
0286		GNM20	:			
0286	C1		POP	В	;	GET THE 3 ARGUMENTS OUT
Ø287	Dl		POP	D	1.50	
Ø288	El		POP	H		
0289	CD9CØ2		CALL	HILO	:	SEE IF FIRST >= SECOND
1		+	FALSE	GNM25		NO - BRANCH
Ø28C 1	D29102	+	JNC	GNM25	'	
Ø28F	54		MOV	D.H		
0290	5D		MOV	E.L		YES - MAKE SECOND EQUAL TO THE FIRST
0291		GNM25		-1-	'	
0291	E3		XTHL			PUT FIRST ON STACK - GET RETURN ADDR
0292	D5		PUSH	D		PUT SECOND ON STACK
0293	C5		PUSH	B		PUT THIRD ON STACK
Ø294	E5		PUSH	H		PUT RETURN ADDRESS ON STACK
Ø295	0220	GNM30	:		'	
0295	3D		DCR	A		DECREMENT RESIDUAL COUNT
0296	F8	1.	RM			IF NEGATIVE, PROPER RESULTS ON STACK
0297	El		POP	Н		ELSE, GET RETURN ADDR
0298	E3		XTHL			REPLACE TOP RESULT WITH RETURN ADDR
0299	C39502		JMP	GNM30	-	TRY AGAIN
ALL				011100	1	

Vall

		; FUNCTION: ; INPUTS: D ; H ; OUTPUTS: ; CALLS: NO ; DESTROYS: ; DESCRIPTI	HILO E - 16 BI L - 16 BI CARRY - 0 - 1 THING F/F'S ON: HILO (INTEG BIT IS	T INTEGER T INTEGER IF HL <de IF HL>=DE COMPARES THE 2 16 BIT INTEGERS IN HL AND DE. THE GERS ARE TREATED AS UNSIGNED NUMBERS. THE CARRY S SET ACCORDING TO THE RESULT OF THE COMPARISON.</de
Ø29C		HILO:		
Ø29C	C5	PUSH	В	; SAVE BC
Ø29D	47	MOV	B,A	; SAVE A IN B REGISTER
Ø29E	E5	PUSH	Н	; SAVE HL PAIR
Ø29F	7A	MOV	A,D	; CHECK FOR DE = $0000H$
Ø2AØ	B3	ORA	E	
Ø2A1	CABDØ2	JZ	HILØ5	; WE'RE AUTOMATICALLY DONE IF IT IS
Ø2A4	23	INX	Н	; INCREMENT HL BY 1
Ø2A5	7C	MOV	A,H	; WANT TO TEST FOR Ø RESULT AFTER
Ø2A6	B5	ORA	L	; /INCREMENTING
Ø2A7	CABDØ2	JZ	HILØ5	; IF SO, HL MUST HAVE CONTAINED ØFFFFH

02AA	EI	POP	Н	;	IF NOT, RESTORE ORIGINAL HL
Ø2AB	D5	PUSH	D	;	SAVE DE
Ø2AC	3EFF	MVI	A.ØFFH		WANT TO TAKE 2'S COMPLEMENT OF DE CONTENTS
Ø2AE	AA	XRA	D		
Ø2AF	57	MOM	D.A		
0280	SEFE	MUT	A GEEU		
0200	AD	MV I VDA	A, OFFR		
0202	AD	AKA	E		
0203	or	MOV	E,A		
0284	13	INX	D	7	2 S COMPLEMENT OF DE TO DE
Ø285	7 D	MOV	A,L		
Ø2B6	83	ADD	E	;	ADD HL AND DE
Ø2B7	7C	MOV	A,H		
Ø2B8	8A	ADC	D	;	THIS OPERATION SETS CARRY PROPERLY
Ø2B9	Dl	POP	D		RESTORE ORIGINAL DE CONTENTS
Ø2BA	78	MOV	A.B		RESTORE ORIGINAL CONTENTS OF A
Ø2BB	CI	POP	B		RESTORE ORIGINAL CONTENTS OF BC
Ø2BC	C9	DET	0		DETUDN WITH CADDY GET AS DECUIDED
Ø2BD	0,	UTTOE .			KETOKA WITH CARKI BET AS REQUIRED
62DD	D 1	HIL05:			TO UT CONTATING REPORT MUCH CANDY CAN
0200	51	POP	H	ĩ	IF HL CONTAINS ØFFFFH, THEN CARRY CAN
ØZBE	18	MOV	А,В	7	/ONLY BE SET TO I
ØZBF	CI	POP	В	7	RESTORE ORIGINAL CONTENTS OF REGISTERS
0200	C34303	JMP	SRET	;	SET CARRY AND RETURN
		; FUNCTION: ; INPUTS: A ; OUTPUTS: N ; CALLS: ECH ; DESTROYS: ; DESCRIPTIO ; ;	NMOUT - 8 BIT I ONE O,PRVAL A,B,C,F/F N: NNMOUT A REGI ARE TH CHARAC POSITI	NT S ST E TE ON	ONVERTS THE 8 BIT, UNSIGNED INTEGER IN THE ER INTO 2 ASCII CHARACTERS. THE ASCII CHARACTERS ONES REPRESENTING THE 8 BITS. THESE TWO RS ARE SENT TO THE CONSOLE AT THE CURRENT PRINT OF THE CONSOLE.
		;			
Ø2C3	-	NMOUT:			
02C3	E5	PUSH	Н	;	SAVE HL - DESTROYED BY PRVAL
Ø2C4	F5	PUSH	PSW	;	SAVE ARGUMENT
Ø2C5	ØF	RRC			
02C6	ØF	RRC			
Ø2C7	ØF	RRC			
Ø2C8	ØF	RRC			GET UPPER 4 BITS TO LOW 4 BIT POSITIONS
0209	EGØF	ANT	HCHAR		MASK OUT UPPER 4 BITS - WANT 1 HEX CHAR
Ø2CB	4 F	MOV	CA	1	THE OUT OFFICE TOTAL THE TANK OFFICE
0200	CDDER2	CALL	DDUAT	129	CONVERT LOWER & DITC TO ACCTT
aper	CDEAG	CALL	PRVAL	i	CEND TO TEDMINAL
0201	CDr401	CALL	ECHO	;	SEND TO TERMINAL
0202	FI	POP	PSW	;	GET BACK ARGUMENT
0203	EONE	ANI	HCHAR	;	MASK OUT UPPER 4 BITS - WANT 1 HEX CHAR
					N.M.

47

Ø2D5 Ø2D6	4F CDDE02	MOV C,A CALL PRVAL
0209	CDF401	CALL ECHO
Ø2DC Ø2DD	El C9	POP H ; RESTORE SAVED VALUE OF HL RET

		; ; FUNCTION; PRVAL
		; INPUTS: C - INTEGER, RANGE Ø TO F ; OUTPUTS: C - ASCII CHARACTER
		; CALLS: NOTHING ; DESTROYS: B,C,H,L,F/F'S
		; DESCRIPTION: PRVAL CONVERTS A NUMBER IN THE RANGE Ø TO F HEX TO ; THE CORRESPONDING ASCII CHARACTER, Ø-9,A-F. PRVAL
		; DOES NOT CHECK THE VALIDITY OF ITS INPUT ARGUMENT.
Ø2DE		PRVAL:
Ø2DE	21BFØ3	LXI H, DIGTB ; ADDRESS OF TABLE
02E1	0600	MVI B,Ø ; CLEAR HIGH ORDER BITS OF BC
Ø2E3	09	DAD B ; ADD DIGIT VALUE TO HL ADDRESS
Ø2E4	4 E	MOV C,M ; FETCH CHARACTER FROM MEMORY
Ø2E5	C9	RET

		; ; FUNCTION: 1 ; INPUTS: NOT ; OUTPUTS: NO	REGDS NE ONE			
		; CALLS: ECHO	,NMOUT,E	RR	OR, CROUT	
		; DESTROYS: 1	A, B, C, D, E	, H	,L,F/F S	
		; DESCRIPTION	N: REGDS	DIS	SPLAYS THE CONTENTS OF THE REGISTER SAVE	
			DISPLA	Y	ITS DRIVEN FROM A TABLE, RTAB, WHICH CONTAINS	
			THE RE	GIS	STER'S PRINT SYMBOL, SAVE LOCATION ADDRESS,	
		;	AND LE	NG	TH (8 OR 16 BITS).	
		;	and the second second second second			
Ø2E6		REGDS:				
Ø2E6	21CFØ3	LXI	H, RTAB	;	LOAD HL WITH ADDRESS OF START OF TABLE	
Ø2E9		REGØ5:				
Ø2E9	4 E	MOV	С,М	;	GET PRINT SYMBOL OF REGISTER	
Ø2EA	79	MOV	A,C			
Ø2EB	B7	ORA	A	;	TEST FOR Ø - END OF TABLE	
Ø2EC	C2F302	JNZ	REG10	;	IF NOT END, BRANCH	
Ø2EF	CDEEØ1	CALL	CROUT	;	ELSE, CARRIAGE RETURN/LINE FEED TO END	
Ø2F2	- C9	RET		;	/DISPLAY	
Ø2F3		REG10:				

Ø2F3 CDF401 ; ECHO CHARACTER CALL ECHO Ø2F6 C,'=' ØE3D MVI CDF401 Ø2F8 ; OUTPUT EQUALS SIGN, I.E. A= CALL ECHO Ø2FB ; POINT TO START OF SAVE LOCATION ADDRESS 23 INX H Ø2FC 5E MOV ; GET LSP OF SAVE LOCATION ADDRESS TO E E,M Ø2FD 1613 MVI ; PUT MSP OF SAVE LOC ADDRESS INTO D D, DATA SHR 8 Ø2FF 23 INX ; POINT TO LENGTH FLAG Н 0300 LDAX ; GET CONTENTS OF SAVE ADDRESS 1A D 0301 CDC302 CALL ; DISPLAY ON CONSOLE NMOUT 0304 7E A,M ; GET LENGTH FLAG MOV 0305 B7 ; SET SIGN F/F ORA A 0306 CAØEØ3 REG15 ; IF Ø, REGISTER IS 8 BITS JZ 0309 DCX ; ELSE, 16 BIT REGISTER SO MORE TO DISPLAY 1B D Ø3ØA 1A ; GET LOWER 8 BITS LDAX D 030B ; DISPLAY THEM CDC302 CALL NMOUT Ø30E REG15: c, · · Ø30E ØE2Ø MVI 0310 CDF401 CALL ECHO 0313 23 ; POINT TO START OF NEXT TABLE ENTRY INX H 0314 C3E902 ; DO NEXT REGISTER JMP REG05 FUNCTION: RGADR INPUTS: C - CHARACTER DENOTING REGISTER OUTPUTS: BC - ADDRESS OF ENTRY IN RTAB CORRESPONDING TO REGISTER

8080 MACRO ASSEMBLER, VER 2.3 ERRORS = 0 PAGE 21

		; CALLS: ERROR ; DESTROYS: A, ; DESCRIPTION: ;	R B,C,D,E RGADR DENOTES FOR A RGADR	H,L,F/F'S TAKES A SINGLE CHARACTER AS INPUT. THIS CHARACTER A REGISTER. RGADR SEARCHES THE TABLE RTAB MATCH ON THE INPUT ARGUMENT. IF ONE OCCURS, RETURNS THE ADDRESS OF THE ADDRESS OF THE
			SAVE LO ADDRESS THE REO PASSED	OCATION CORRESPONDING TO THE REGISTER. THIS 5 POINTS INTO RTAB. IF NO MATCH OCCURS, THEN GISTER IDENTIFIER IS ILLEGAL AND CONTROL IS TO THE ERROR ROUTINE.
0317		RGADR:		
0317	21CFØ3	LXI	H, RTAB	; HL GETS ADDRESS OF TABLE START
Ø31A	110300	LXI	D, RTABS	; DE GET SIZE OF A TABLE ENTRY
Ø31D		RGAØ5:		
Ø31D	7E	MOV	A,M	; GET REGISTER IDENTIFIER
031E	B7	ORA	A	; CHECK FOR TABLE END (IDENTIFIER IS Ø)
Ø31F	CAØDØ2	JZ	ERROR	; IF AT END OF TABLE, ARGUMENT IS ILLEGAL
0322	B9	CMP	С	; ELSE, COMPARE TABLE ENTRY AND ARGUMENT
0323	CA2AØ3	JZ	RGA10	; IF EQUAL, WE'VE FOUND WHAT WE'RE LOOKING FOR
0326	19	DAD	D	; ELSE, INCREMENT TABLE POINTER TO NEXT ENTRY
Ø327	C31DØ3	JMP	RGAØ5	; TRY AGAIN
Ø32A		RGA10:		

49

Ø32A Ø32B	23	INX	H B.H	;	IF A MATCH, INCREMENT TABLE POINTER TO /SAVE LOCATION ADDRESS
Ø32C	4D	MOV	C.L	1	RETURN THIS VALUE
Ø32D	C9	RET	-72	'	HBICKH INTO HIDOD
1.547.07.75.0		:			
		*******	*******	***	**********
		;			
		;			
		; FUNCTION: J	RSTTF		
		; INPUTS: NON	NE		
		; OUTPUTS: NO	ONE		
		; CALLS: NOTI	HING		
		; DESTROYS: A	A, B, C, D,	E,H	,L,F/F'S
		; DESCRIPTION	N: RSTTF POINT	RE ER	STORES ALL CPU REGISTER, FLIP/FLOPS, STACK AND PROGRAM COUNTER FROM THEIR RESPECTIVE
		;	CONTR	DL OL	ATIONS IN MEMORY. THE ROUTINE THEN TRANSFERS TO THE LOCATION SPECIFIED BY THE PROGRAM
		;	COUNT	ER	(I.E. THE RESTORED VALUE). THE ROUTINE
		;	EXITS	WI	TH THE INTERRUPTS ENABLED.
a		; pamma			
032E	00	RSTIF:			DIGADLE INTERDRURDE HULLE DECTORING THINGS
0325	210012	DI	H MCOD	, 1	CET MONITOD CTACK DOINTED TO CTADE OF CTACK
0327	216013	CDUT	H,MSIA	n i	SET MONITOR STACK POINTER TO START OF STACK
0332		DUD	D		STADT ALCO END OF DECISTED CAVE ADEA
0334	CI	POP	B	1	START ALSO END OF REGISTER SAVE AREA
0335	FI	POP	DGW		
0336	2AF713	LHLD	SSAVE		PESTORE USER STACK POINTER
0339	F9	SPHL	DOAVE		REDIONE ODER DINCK FOINIER
Ø33A	2AF513	LHLD	PSAVE		
Ø33D	E5	PUSH	Н		PUT USER RETURN ADDRESS ON USER STACK
Ø33E	2AF313	LHLD	LSAVE	-	RESTORE HL REGISTERS
0341	FB	EI	an mean dean	;	ENABLE INTERRUPTS NOW
Ø342	C9	RET		;	JUMP TO RESTORED PC LOCATION
		Sec. 1			
		*********	*******	***	******************************
		;			
		; FUNCTION: S	SRET		
		; INPUTS: NON	NE		
		; OUTPUTS: CA	ARRY = 1		
		; CALLS: NOTI	HING		
		; DESTROYS: (CARRY		
		; DESCRIPTION	N: SRET	IS	JUMPED TO BY ROUTINES WISHING TO RETURN SUCCESS.
		;	SRET	SET	S THE CARRY TRUE AND THEN RETURNS TO THE
		;	CALLE	RO	F THE ROUTINE INVOKING SRET.
-		;			
0343		SRET:			
0343	31	STC		;	SET CARRY TRUE

50

0344	C9	RET	; RETURN APPROPRIATELY
		:	
		;*********	*****
		; FUNCTION: STHF	8
		; INPUTS: DE - 1 ; OUTPUTS: NONE	5 BIT ADDRESS OF BYTE TO BE STORED INTO
		; CALLS: STHLF	
		; DESTROYS: A,B,	C,H,L,F/F'S
		; DESCRIPTION: S	THFØ CHECKS THE HALF BYTE FLAG IN TEMP TO SEE IF
		; I'	T IS SET TO LOWER. IF SO, STHFØ STORES A Ø TO
		; P.	AD OUT THE LOWER HALF OF THE ADDRESSED BYTE;
		; 0'	THERWISE, THE ROUTINE TAKES NO ACTION.
		- 1	
0345		STHFØ:	
0345	3AF913	LDA TE	MP ; GET HALF BYTE FLAG
0348	B/	ORA A	; SET F/F S
0349	CO	RNZ	; IF SET TO UPPER, DON T DO ANYTHING
034A	OFOO	MVI C,	; ELSE, WANT TO STORE THE VALUE 0
0340	CD5003	CALL ST	ALF ; DO IT
034r	69	RET	
		*********	******

		; FUNCTION: ; INPUTS: C ; DE ; OUTPUTS: N ; CALLS: NOT ; DESTROYS: ; DESCRIPTIO ;	STHLF - 4 BIT V - 16 BIT ONE HING A,B,C,H,I N: STHLF HALF V HALF V BY THI THAT V (NOMIN	VALUE TO BE STORED IN HALF BYTE T ADDRESS OF BYTE TO BE STORED INTO L,F/F'S TAKES THE 4 BIT VALUE IN C AND STORES IT IN OF THE BYTE ADDRESSED BY REGISTERS DE. THE BYTE USED (EITHER UPPER OR LOWER) IS DENOTED HE VALUE OF THE FLAG IN TEMP. STHLF ASSUMES THIS FLAG HAS BEEN PREVIOUSLY SET (NALLY BY ICMD).
0350		; STHLF:		
0350	D5	PUSH	D	
0351	El	POP	Н	; MOVE ADDRESS OF BYTE INTO HL
0352	79	MOV	A,C	; GET VALUE
0353	E6ØF	ANI	ØFH	; FORCE TO 4 BIT LENGTH
0355	4F	MOV	C,A	; PUT VALUE BACK
0356	3AF913	LDA	TEMP	; GET HALF BYTE FLAG
0359	B7	ORA	A	; CHECK FOR LOWER HALF
Ø35A	C263Ø3	JNZ	STHØ5	; BRANCH IF NOT
Ø35D	7E	MOV	A,M	; ELSE, GET BYTE

Nite

Ø35E	E6FØ	ANI	ØFØH	; CLEAR LOWER 4 BITS
0360	Bl	ORA	С	; OR IN VALUE
0361	77	MOV	M,A	; PUT BYTE BACK
0362	C9	RET	Contraction of the second	
0363		STHØ5:		
0363	7E	MOV	A,M	; IF UPPER HALF, GET BYTE
0364	E6ØF	ANI	ØFH	; CLEAR UPPER 4 BITS
Ø366	47	MOV	B,A	; SAVE BYTE IN B
0367	79	MOV	A.C	GET VALUE
0368	ØF	RRC		
0369	ØF	RRC		
Ø36A	ØF	RRC		
Ø36B	ØF	RRC		: ALIGN TO UPPER 4 BITS
Ø36C	BØ	ORA	В	OR IN ORIGINAL LOWER 4 BITS
Ø36D	77	MOV	M.A	PUT NEW CONFIGURATION BACK
Ø36E	C9	RET		/ rer han controomitton bhen
		;		
		********	******	******
		: FUNCTION:	VALDG	
		: INPUTS: C	- ASCIT	CHARACTER
		: OUTPUTS: C	ARRY - 1	IF CHARACTER REPRESENTS VALID HEX DIGIT
			- 0	OTHERWISE
		: CALLS: NOT	HING	, ornerwide
		: DESTROYS:	A.F/F'S	
		DESCRIPTIC	N: VALDG	RETURNS SUCCESS IF ITS INPUT ARGUMENT IS

AN ASCII CHARACTER REPRESENTING A VALID HEX DIGIT -F), AND FAILURE OTHERWISE.

Ø36F		VALDG:		
Ø36F	79	MOV	A,C	
0370	FE30	CPI	·Ø ·	; TEST CHARACTER AGAINST 'Ø'
0372	FA1802	JM	FRET	; IF ASCII CODE LESS, CANNOT BE VALID DIGIT
0375	FE39	CPI	·9·	; ELSE, SEE IF IN RANGE '0'-'9'
0377	FA4303	JM	SRET	; CODE BETWEEN 'Ø' AND '9'
Ø37A	CA43Ø3	JZ	SRET	; CODE EQUAL 9
Ø37D	FE41	CPI	'A'	; NOT A DIGIT - TRY FOR A LETTER
Ø37F	FA1802	JM	FRET	; NO - CODE BETWEEN '9' AND 'A'
0382	FE47	CPI	'G'	
0384	F21802	JP	FRET	; NO - CODE GREATER THAN 'F'
0387	C343Ø3	JMP	SRET	; OKAY - CODE IS 'A' TO 'F', INCLUSIVE

; FUNCTION: VALDL

; INPUTS: C - CHARACTER

; OUTPUTS: CARRY - 1 IF INPUT ARGUMENT VALID DELIMTER

		;	- Ø	OTHERWISE	
		; CALLS: N	NOTHING		
		; DESTROYS	S: A,F/F'S		
		; DESCRIP	FION: VALDL	RETURNS S	UCCESS IF ITS INPUT ARGUMENT IS A VALID
		;	DELIMI	TER CHARA	CTER (SPACE, COMMA, CARRIAGE RETURN) AND
		;	FAILUF	E OTHERWI	SE.
		;			
Ø38A		VALDL:			
Ø38A	79	MOV	A,C		
Ø38B	FE2C	CPI		; CHECK	FOR COMMA
Ø38D	CA43Ø3	JZ	SRET		
0390	FEØD	CPI	CR	; CHECK	FOR CARRIAGE RETURN
0392	CA43Ø3	JZ	SRET	internet the second statements of the	
0395	FE2Ø	CPI		; CHECK	FOR SPACE
0397	CA43Ø3	JZ	SRET		
Ø39A	C31802	JMP	FRET	; ERROR	IF NONE OF THE ABOVE
		;			
		;	and the second second		
		;******	*****	*****	********
		;			
		;			
		;		MONIT	OR TABLES
		;			
		From any one wee	anana wa wa tana	and a state of the	
		*******	******	******	***********
		;			
		1			
039D		SGNON:		and the second	; SIGNON MESSAGE
039D	0D0A4D43	DB	CR,LF,	MCS-80 KI	T ,CR,LF
03AL	53203830				
03A5	20484954				
03A9	ODOA		-		
000E		LSGNON	EQU	Ş-SGNON	; LENGTH OF SIGNON MESSAGE
		1			
ØJAB		CADR:	27	; TABLE	OF ADDRESSES OF COMMAND ROUTINES
03AB	0000	DW	Ø	; DUMMY	
ØJAD	4101	DW	XCMD		
ØJAF	1001	DW	SCMD		
03B1	FDØØ	DW	MCMD		
03B3	B300	DW	ICMD		
Ø3B5	9500	DW	GCMD		
03B7	5E00	DW	DCMD		
a200		i ama n			
0389		CTAB:		; TABLE	OF VALID COMMAND CHARACTERS
0389	44	DB	D		
03BA	4/	DB	G		
03BB	49	DB	I		
03BC	4D	DB	M		
03BD	53	DB	S		
USBE	58	DB	X		
0000		NCMDS EQU	Ş-CTAB	; NUMBER	OF VALID COMMANDS

-

Nar

	8080	MACRO	ASSEMBLER,	VER	2.3	ERRORS	=	ø	PAGE	26
--	------	-------	------------	-----	-----	--------	---	---	------	----

020F		i DTCMD.			. TADLE OF DETNE VALUES OF HEY DICITS
0 J D F	20	DIGID:	DD	· . ·	; TABLE OF PRINT VALUES OF HEA DIGITS
03Dr	21		DB		
0300	22		DB		
0301	32		DB		
0302	22		DB		
0303	34		DB	4	
0304	35		DB		
0305	20		DB		
0300	37		DB		
0307	38		DB		
0308	39		DB		
0309	41		DB	A	
03CA	42		DB	B	
03CB	43		DB	C	
0300	44		DB	D	
Ø3CD	45		DB	E	
03CE	46		DB	F	
		;			
Ø3CF		RTAB:			; TABLE OF REGISTER INFORMATION
Ø3CF	41		DB	A	; REGISTER IDENTIFIER
Ø3DØ	F2		DB	ASAVE AN	D ØFFH ; ADDRESS OF REGISTER SAVE LOCATION
Ø3D1	ØØ		DB	Ø	; LENGTH FLAG - Ø=8 BITS, 1=16 BITS
0003		RTABS	EQU	\$-RTAB	; SIZE OF AN ENTRY IN THIS TABLE
Ø3D2	42		DB	B	
Ø3D3	FØ		DB	BSAVE AN	D ØFFH
Ø3D4	ØØ		DB	Ø	
Ø3D5	43		DB	'C'	
Ø3D6	EF		DB	CSAVE AN	D ØFFH
Ø3D7	00		DB	Ø	
Ø3D8	44		DB	D'	
Ø3D9	EE		DB	DSAVE AN	D ØFFH
Ø3DA	ØØ		DB	Ø	
Ø3DB	45		DB	É	
Ø3DC	ED		DB	ESAVE AN	D ØFFH
Ø3DD	00		DB	Ø	
Ø3DE	46		DB	F	
Ø3DF	Fl		DB	FSAVE AN	D ØFFH
Ø3EØ	00		DB	Ø	
Ø3E1	48		DB	Ή.	
Ø3E2	F4		DB	HSAVE AN	D ØFFH
Ø3E3	ØØ		DB	Ø	
Ø3E4	4C		DB	'L'	
Ø3E5	F3		DB	LSAVE AN	D ØFFH
Ø3E6	00		DB	Ø	
Ø3E7	4D		DB	´M´	
Ø3E8	F4		DB	HSAVE AN	D ØFFH
Ø3E9	Ø1		DB	1	
ØSEA	50		DB	'p'	
Ø3EB	F6		DB	PSAVE+1	AND ØFFH
ØJEC	01		DB	1	

Note

-

....

ØJED	53	DB	'S'	
Ø3EE	F8	DB	SSAVE+1 AND ØFFH	
Ø3EF	Ø1	DB	1	
Ø3FØ	aa	DB	Ø . END OF TABLE MARKER	S
03F1	aa	DB	a , and or mond manual	
N.J.A.L			0	
ØSFA		ORG	BRTAR	
N J K LI			UNIND	
ØSEA	CBEBOI	TMP	CO . BRANCH TABLE FOR US	ER ACCESSTBLE ROUTINES
ØSED	C3D001	TMD	CT , BRANCH TABLE FOR US	BR ACCEODIDEE ROOTINED
0310	030001		CI	
		· · · · ·		
		. **********	*****	*****
		:		
1300		OPC	DATTA	
13ED		ORG	PECS . OPC TO PECISTER SAV	E - STACK COES IN HERE
1300			REGS , ONG TO REGISTER DAV	L - DIACK GOLD IN HERE
13ED		MSTAK	FOUL S . START OF MO	NTTOR STACK
13ED	aa	ESAVE:	DB Ø • E REGISTER	SAVE LOCATION
IJEE	ดด	DSAVE .	DB Ø . D REGISTER	SAVE LOCATION
13EF	00	CSAVE:	DB Ø C REGISTER	SAVE LOCATION
13FØ	aa	BSAVE:	DB Ø B REGISTER	SAVE LOCATION
13F1	aa	ESAVE:	DB Ø FLAGS SAVE	LOCATION
13F2	aa	ASAVE .	DB Ø · A REGISTER	SAVE LOCATION
13F3	00	LSAVE:	DB Ø • L REGISTER	SAVE LOCATION
13F4	aa	HSAVE:	DB Ø H REGISTER	SAVE LOCATION
13F5	aaaa	PSAVE:	DW Ø PGM COUNTER	SAVE LOCATION
13F7	0000	SSAVE:	DW Ø : USER STACK	POINTER SAVE LOCATION
13F9	00	TEMP:	DB Ø • TEMPORARY M	ONLTOR CELL
			, 1000 m	ONTION OBDE
13FD		ORG	BRLOC . ORG TO USER	BRANCH LOCATION
			, one to 555M	particul account for
0003		USRBR.	DS 3 · BRANCH COFS	TN HERE
0000			, branch dobb	In hono
		FND		
		DND		

NO PROGRAM ERRORS

SYMBOL TABLE

* Ø1

A	0007		ASAVE	13F2		В	0000	BRCHR	ØØ1B
BREAK	ØIBD		BRLOC	13FD		BRTAB	Ø3FA	BSAVE	13FØ
С	0001		CADR	ØJAB		CĨ	Ø1DØ	CMD	0027
CNCTL	ØØFB		CNIN	ØØFA		CNOUT	ØØFA	CNVBN	Ø1DA
CO	Ø1E3		CONST	ØØFB		CR	000D	CROUT	Ølee
CSAVE	13EF		CTAB	Ø3B9		D	0002	DATA	1300
DCM05	0065		DCM10	0070		DCM12	0085	DCM15	ØØ8B
DCMD	005E		DIGTB	Ø3BF		DSAVE	13EE	E	0003
ECH05	ØlfD		ECH10	Ø20B		ECHO	Ø1F4	ERROR	Ø2ØD
ESAVE	13ED		ESC	Ø01B		FALSE	ØF9C	FRET	0218
FSAVE	13F1		GCMØ5	ØØAA		GCM10	ØØBØ	GCMD	0095
GETCH	Ø21B		GETCM	Ø028		GETHX	0222	GETNM	0257
GHX05	0228		GHX10	0241		GNMØ5	Ø25E	GNM10	0273
GNM15	Ø281		GNM20	0286		GNM25	0291	GNM30	0295
GO	0008 *	F	GTCØ3	003B		GTC05	0048	GTC10	0054
Н	0004		HCHAR	000F		HIL05	Ø2BD	HILO	Ø29C
HSAVE	13F4		ICM05	ØØBE		ICM10	00E6	ICM20	ØØEE
ICM25	ØØF4		ICMD	ØØB3		INVRT	ØØFF	L	0005
LF	ØØØA		LOWER	0000	*	LSAVE	13F3	LSGNO	ØØØE
M	0006		MCMØ5	0105		MCMD	ØØFD	MODE	ØØCF
MSGL	0022		MSTAK	13ED		NCMDS	0006	NEWLN	ØØØF
NMOUT	Ø2C3		PRTYØ	007F		PRVAL	02DE	PSAVE	13F5
PSW	0006		RBR	0002		REG05	Ø2E9	REG10	Ø2F3
REG15	030E		REGDS	Ø2E6		REGS	13ED	RGAØ5	Ø31D
RGA10	Ø32A		RGADR	0317		RSTTF	032E	RSTU	0038
RTAB	Ø3CF		RTABS	0003		SCM05	0122	SCM10	Ø12D
SCM15	Ø13D		SCMD	ØliD		SGNON	Ø39D	SP	0006
SRET	0343		SSAVE	13F7		STH05	0363	STHFØ	0345
STHLF	0350		TEMP	13F9		TERM	ØØ1B	TRDY	0001
TRUE	ØF9F		UPPER	ØØFF		USRBR	13FD	VALDG	Ø36F
VALDL	Ø38A		XCMØ5	0154		XCM10	0163	XCM15	0170
XCM18	Ø17B		XCM20	0194		XCM25	Ølab	XCM27	Ø1AC
XCM30	Ø1B4		XCMD	0141					

56

- * 02
- * Ø3
- * Ø4
- * Ø5
- * Ø6
- * Ø7
- * 08
- * Ø9
- * 10
- * 11
- * 12
- * 13
- ••L

APPENDIX B. MCS-80[™] SCHEMATICS



APPENDIX C. BOARD LAYOUT WITH COMPONENT VALUES

Nede

10.

SALES AND MARKETING OFFICES

U.S. SALES AND MARKETING OFFICES

U.S. MARKETING HEADQUARTERS 3065 Bowers Avenue Santa Clara, California 95051* Tel: (408) 246-7501 TWX: 910-338-0026 TELEX 34-6372

U.S. REGIONAL SALES MANAGERS' OFFICES

WESTERN William T. O'Brien 1651 East 4th Street Suite 228 Santa Ana, California 92701* Tel: (714) 835-9642 TWX: 910-595-1114

U.S. SALES OFFICES ALABAMA

Barnhill and Associates 7844 Horseshoe Trail Huntsville 35802 Tel: (205) 883-9394

ARIZONA

Sales Engineering, Inc. 7155 E. Thomas Road, No. 6 Scottsdale 85252 Tel: (602) 945-5781 TWX: 910-950-1288

CALIFORNIA

Intel Corp." 3065 Bowers Avenue Santa Clara 95051 Tel: (408) 985-1321 TWX: 910-338-0026

Mac-I P.O. Box 1420 Cupertino 95014

Tel: (408) 257-9880 Earle Associates, Inc. 4433 Convoy Street Suite A San Diego 92111 Tel: (714) 278-5441 TWX: 910-335-1585 Intel Corp.* 1651 East 4th Street Suite 228 Santa Ana 92701

Tel: (714) 835-9642 TWX: 910-595-1114 COLORADO

Intel Corp. 12075 East 45th Avenue Suite 310 Denver 80239 Tel: (303) 373-4920 TWX: 910-932-0322

NATIONAL SALES MANAGER Hank O'Hara 3065 Bowers Avenue Santa Clara, California 95051* Tel: (408) 246-7501 TWX: 910-338-0026 TELEX: 34-6372

Frank Gill Intel Corp. 900 Jorie Boulevard Suite 138 Oakbrook, Illinois 60521 Tel: (312) 325-9510 TWX: 910-651-5881

FLORIDA Intel Corp. 1090 NE 27th Terrace Pompano Beach 33062 Tel: (305) 781-7450 TWX: 510-956-9407 Intel Corp. 5151 Adanson Street, Suite 200-3 Orlando 32804 Tel: (305) 628-2393

ILLINOIS Intel Corp.*

KANSAS Technical Representatives, Inc. 801 Clairborne Olathe 66061

MARYLAND Sarnhill and Associates 57 West Timonium Road Timonium 21093 Tel: (301) 252-7742

Intel Corp.* 57 West Timonium Road Suite 307 Timonium 21093 Tel: (301) 252-7742 TWX: 710-232-1807

MASSACHUSETS

Datcom 55 Moody Street Waltham 02154 Tel: (617) 891-4600 TELEX: 92-3462

Intel Corp.* 187 Billerica Road, Suite 14A Cheimsford 01824 Tel: (617) 861-1136 TWX: 710-343-6333

NATIONAL DISTRIBUTOR MANAGER

Jamie Kirk 3065 Bowers Avenue Santa Clara, California 95051* Tel: (408) 246-7501 TWX: 910-338-0026 TELEX: 34-6372

EASTERN Hank Josefczyk

8312 North Main Street Dayton, Ohio 45415 Tel: (513) 890-5350 TELEX: 288-004

MICHIGAN Intel Corp. 725 South Adams Road Suite 288 Birmingham 48011 Tel: (313) 642-7018 TWX: 910-420-1212 TELEX 2 31143

MINNESOTA Intel Corp. 475 Southgate Office Plaza 5001 West 80th Street Bloomington 55437 Tel: (612) 835-6722 TWX: 910-576-2867

MISSOURI Technical Representatives, Inc. Trade Center Bidg. 300 Brookes Drive, Suite 108 Hazelwood 63042 Tel: (314) 731-5200 TWX: 910-762-0618

NEW JERSEY Intel Corp. 2 Kilmer Boad Edison 08817 Tel: (201) 985-9100 TWX: 710-480-6238

NEW YORK Intel Corp." 6901 Jericho Turnpike Syosset 11791

Tel: (516) 364-9860 TWX: 510-221-2198 Intel Corp. 474 Thurston Road Rochester, N.Y. 14619 Tel: (716) 328-7340 TWX: 510-253-3841 Ossmann Components Sales Corp. 395 Cleveland Drive Buffalo 14215 Tel: (716) 832-4271

Ossmann Components Sales Corp. 280 Metro Park Rochester 14623

ATLANTIC Jim Saxton 187 Billerica Road, Suite 14A Chelmsford, Massachusetts 01824 Tel: (617) 861-1136 TWX: 710-321-0187

NEW YORK (cont.) Ossmann Components Sales Corp. 1911 Vestal Parkway E. Vestal 13850 Tel: (607) 785-9949 Ossmann Components Sales Corp. 132 Pickard Building Syracuse 13211 Tel. (315) 454-4477 TWX: 710-541-1522 Ossmann Components Sales Corp. 140 Pine Street

Kingston 14201 Tel: (914) 338-5505 TWX: 510-247-1941 Intel Corp.

55 Market Street Poughkeepsie, New York 12601 Tel: (914) 473-2303

NORTH CAROLINA Barnhill and Associates 913 Plateau Lane Raleigh 27609 Tel: (919) 876-5617

OHIO. Intel Corp.*

8312 North Main Street Dayton 45415 Tel: (513) 890-5350 TELEX: 288-004 Intel Corp.* 27801 Euclid Ave. Suite 450 Euclid 44132 Tel: (216) 289-0101

PENNSYLVANIA

Vantage Sales Company 21 Bala Avenue Bala Cynwyd 19004 Tel: (215) 667-0990 TWX: 510-662-5846 Intel Corp.* 1777 Walton Rd. Suite 328A Blue Bell 19422

TENNESSEE

Bamhill and Associates 206 Chickasaw Drive Johnson City 37601 Tel: (615) 928-0184

TEXAS

Evans & McDowell Associates 13777 N. Central Expressway Suite 405 **Dallas** 75231 Tel: (214) 238-7157 TWX: 910-867-4763

Evans & McDowell Associates 6610 Harwin Avenue, Sulte 125 Houston 77036 Tel: (713) 783-2900 Intel Corp.* 6350 L.B.J. Freeway Suite 178 Dallas 75240 Tel: (214) 661-8829 TWX: 910-860-5487

VIRGINIA **Barnhill and Associates** P.O. Box 1104

Lynchburg 24505 Tel. (804) 846-4624

WASHINGTON

E.S./Chasa Co. P.O. Box 80903 Seattle 98108 Tel: (206) 762-4824 Twx: 910-444-2298

CANADA Multilek, Inc. 4 Barron Street Ottawa, Ontario K2J 1G2

MID-AMERICA

TWX: 810-853-9219

900 Jorie Boulevard Suite 138 Oakbrook 60521 Tel: (312) 325-9510 TWX: 910-651-5881

Tel (913) 782-1177 TWX: 910-749-6412

EUROPEAN MARKETING OFFICES

BELGIUM Intel International 51 Rue du Moulin à Papier Boite 1 B-1160 Brussels Tel: (02) 660 30 10 TELEX: 24814

FRANCE Intel Corporation, S.A.R.L. 74, Rue D'Arcueil Silic 223 94528 Rungis Cedex Tel: (01) 687 22 21

TELEX: 27475

HONG KONG

Q1 (Far East) Ltd.

Tel: (716) 442-3290

SCANDINAVIA

Intel Scandinavia A/S* Lyngbyvej 32 2nd Floor DK-2100 Copenhagen East Denmark Tel: (01) 18 20 00 TELEX: 19567 Intel Sweden AB* Box 86 S-16212 Vallingby 1 Sweden Tel: (08) 37 53 70 TELEX: 13164 (ABCENT)

Tel: (215) 542-9444 TWX: 510-661-0709

ENGLAND

Intel Corporation (U.K.) Ltd.* Broadfield House 4 Between Towns Road Cowley, Oxford OX4 3NB Tel: (0865) 77 14 31 TELEX: 837203

GERMANY Intel Semiconductor GmbH* Wolfratshauserstrasse 169 D8 Munich 71 Tel: (089) 79 89 23 TELEX: 5-212870 Intel Semiconductor GmbH* 06272 Neiderhausen Wiesenweg 26

Tel: (06127) 2314

ORIENT MARKETING OFFICES

JAPAN

Intel Japan Corporation* Flower Hill-Shinmachi East Bldg. 1-23-9. Shinmachi, Setagaya-ku Tokyo 154 Tel: (03) 426-9261 TELEX: 781-28426

INTERNATIONAL DISTRIBUTORS

AUSTRALIA

A. J. Ferguson (Adelaide) PTY, Ltd. 44 Prospect Rd. Prospect 5082 South Australia Tel: 269-1244 TELEX: 82635

AUSTRIA

Bacher Elektronische Gerate GmbH Meidlinger Hauptstrasse 78 A 1120 Vienna Tel: (0222) 83 63 96 TELEX: (01) 1532

BELGIUM

Inelco Belgium S.A. Avenue Val Duchesse, 3 8-1160 Brussels Tel: (02) 660 00 12 TELEX: 25441

DENMARK

Scandinavian Semiconductor Supply A/S 20, Nanasgade DK-2200 Copenhagen N Tel: (01) 93 50 90 TELEX: 19037

Hong Kong Tel: 5-260311 TELEX: 83138 JADE HX

Tak Yan Commercial Bldg. 6th floor

30-32 D'Aguilar Street, Central

FINLAND Havulinna Ov P.O. Box 468 SF 00100 Helsinki 10

FRANCE

Tekelec Airtronic Cite des Bruyeres **Rue Carle Vernet** 92 Sevres Tel: (1) 626 02 35 TELEX: 25997

Tel: (90) 66 44 51

TELEX: 12426

GERMANY Alfred Neye Enatachnik GmbH

Schillerstrasse 14 D-2085 Quickborn-Hamburg Tel: (04106) 6121 TELEX: 02-13590

HONG KONG

ASTEC International Keystone House, 2nd Floor Hankow Road, Kowloon Tel: 3-687760 TELEX: 74899 ASCOM

TAIWAN Taiwan Automation Co." 8th Floor, 140, Section 1 Chung Hsiao E. Road Taipei Tel: 391 09 69 TELEX: 11942 TAIAUTO

ISRAEL

Telsys Ltd. 54, Jabotinsky Road IL-Ramat - Gan 52 464 Tel: (3) 73 98 65 TELEX: 32392

ITALY

Eledra 3S S.P.A. Viale Elvezia, 18 20154 Milan, Tel: (02) 3493041 TELEX: 39332 Eledra 3S S.P.A. Via Giuseppe Valmarana, 63 00139 Rome, Italy Tel: (06) 81 27 290 - 81 27 324

JAPAN

Pan Electron No. 1 Higashikata-Machi Midori-Ku, Yokohama 226 Tel: (045) 471-8811 TELEX: 781-4773

TAIWAN (cont.) Asionics-Talwan, Inc. 205 Pa-Teh Road, Section 4 Talpel Tel: 75 55 82 TELEX: 22158 Asionics

NETHERLANDS

Inelco Nederland AFD Elektronic Joan Muyskenweg 22 NL-1006 Amsterdam Tel: (020) 934824 TELEX: 14622

NORWAY

Nordisk Elektronik (Norge) A/S Mustads Vei 1 N-Oslo 2 Tel: (02) 55 38 93 TELEX 16963

SOUTH AFRICA Electronic Building Elements

P.O. Box 4609 Pretoria Tel: 78 92 21 TELEX: 30181

SPAIN

Interface Ronda General Mitre #7 E-Barcelona 17 Tel: (93) 203-53-30 TELEX: 54543

SWEDEN Nordisk Electronik AB Fack

S-103 Stockholm 7 Tel: (08) 248340 TELEX: 10547

SWITZERLAND

Industrade AG Gemsenstrasse 2 Postcheck 80 - 21190 CH-8021 Zurich Tel: (01) 60 22 30 TELEX: 56788

UNITED KINGDOM

Rapid Recall, Ltd. 11-15 Betterton Street Drury Lane London WC2H 9BS Tel: (01) 379-6741 TELEX: 28752 G.E.C. Semiconductors Ltd. East Lane Wembley HA9 7PP Middlesex

Tel: (01) 904-9303 TELEX: 923429

*Field Application Location

Tel: (613) 825-4695 TELEX: 053-4585

U.S. DISTRIBUTORS

AMARANA

Hamilton/Avnet Electronics 805 Oser Drive NW Huntsville 35805 Tel: (205) 533-1170

ARIZONA

Cramer/Arizona 2643 East University Drive Phoenix 85034 Tel: (602) 263-1112 Hamilton/Avnet Electronics 2615 South 21st Street Phoenix 85034 Tel: (602) 275-7851 Liberty/Arizona 3130 N. 27th Avenue Phoenix 85107 Tel: (602) 257-1272 TELEX: 910-951-4282

CALIFORNIA

Hamilton/Avnet Electronics 575 E. Middlefield Road Mountain View 94040 Tel: (415) 961-7000 Hamilton/Avnet Electronics 8917 Complex Drive San Diego 92123 Tel: (714) 279-2421 f Hamilton Electro Sales 10912 W. Washington Boulevard Culver City 90230 Tel: (213) 558-2121 †Cramer/San Francisco 720 Palomar Avenue Sunnyvale 94086 Tel: (408) 739-3011 †Cramer/Los Angeles 1720 Daimler Street Irvine 92705 Tel: (714) 979-3000

Cramer/San Diego 8975 Complex Drive San Diego 92123 Tel: (714) 565-1881

fLiberty Electronics 124 Maryland Street El Segundo 90245 Tel: (213) 332-8100 TWX: 910-348-7140

Liberty/San Diego 8248 Mercury Court San Diego 92111 Tel: (714) 565-9171 TELEX: 910-335-1590

Elmar Electronics 2288 Charleston Road Mountain View 94040 Tel: (415) 961-3611 TELEX: 910-379-6437

COLOBADO Cramer/Denver 5465 E, Evans PI, at Hudson Denver 80222 Tel: (303) 758-2100

Elmar/Denver 6777 E. 50th Avenue Commerce City 80022 Tel: (303) 287-9611 TWX: 910-936-0770

Hamilton/Avnet Electronics 5921 No. Broadway Denver 80216 Tel: (303) 534-1212

CONNECTICUT Cramer/Connecticut 35 Dodge Avenue North Haven 06473 Tel: (203) 238-5641 Hamilton/Avnet Electronics 643 Danbury Road Georgetown 06829 Tel: (203) 762-0361

FLORIDA FLORIDA Cramer/E.W. Hollywood 4035 No. 29th Avenue Hollywood 33020 Tot: (305) 923-8181 Hamilton/Avnet Electronics 4020 No. 29th Ave. Hollywood 33021 Tei: (305) 925-5401 Cramer (FU Autor) Cramer/EW Orlando 345 No. Graham Ave. Orlando 32814 Tel: (305) 894-1511 + MDS Centers

GEORGIA

GEORGIA Cramor/EW Atlanta 3923 Oakcliff Industrial Center Atlanta 30340 Tel: (404) 448-9050 Hamilton/Avnet Electronics 6700 1 85, Access Road, Suite 2B Norcross 30071 Tel: (404) 448-6900

ILLINOIS

Cramer/Chicago 1911 So. Busse Rd. Mt. Prospect 60056 Tel: (312) 593-8230 Hamilton/Avnet Electronics 3901 No. 25th Ave. Schiller Park 60176 Tel: (312) 678-6310

INDIANA

Pioneer/Indiana 6408 Castleplace Drive Indianapolis 46250 Tel: (317) 547-7777

KANSAS Hamilton/Avnet Electronics 37 Lenexa Industrial Center 9900 Pflumm Road Lenexa 66215 Tel: (913) 888-8900

MARYLAND

Cramer/EW Baltimore 7235 Standard Drive Hanover 21076 Tel: (301) 796-5790 FCramer/EW Washington 16021 Industrial Drive Gaithersburg 20760 Tel: (301) 948-0110 Hamilton/Avnet Electronics 7235 Standard Drive Hanover 21076 Tel: (301) 796-5000

MASSACHUSETTS Cramer Electronics Inc. 85 Wells Avenue Newton 02159 Tel: (617) 969-7700 Hamilton/Avnet Electronics 185 Cambridge Street Burlington 01803 Tel: (617) 273-2120

MICHIGAN Sheridan Sales Co. 24543 Indoplex Drive Farmington Hills 48024 Tel: (313) 477-3800 Pioneer/Michigan 13485 Stamford Livonia 48150 Tel: (313) 729-8500 Hamilton/Avnet Electronics 12870 Farmington Road Livonia 48150 Tel: (313) 522-4700 TWX: 810-242-8775

MINNESOTA Hindustrial Components 5280 West 74th Street Minneapolis 55435 Tel: (612) 831-2666 Cramer/Bonn 7275 Bush Lake Road Edina 55435 Tel: (612) 835-7811 Hamilton/Avnet Electronics 7683 Washington Avenue So. Edina 55435 Tel: (612) 941-3801

MISSOURI Hamilton/Avnet Electronics 364 Brookes Lane Hazelwood 63042 Tel: (314) 731-1144

NEW JERSEY Cramer/Pennsylvania, Inc. 12 Springdale Road Cherry Hill Industrial Center Cherry Hill 08003 Tel: (609) 424-5993 TWX: 710-896-0908

NEW JERSEY (cont.) Hamilton/Avnet Electronics 218 Little Falls Road Cedar Grove 07009 Tel: (201) 239-0800 TWX: 710-994-5787 Cramer/New Jersey No. 1 Barrett Avenue Mognachie 07074 Tel: (201) 935-5600 Tel: (201) 935-5600 Hamilton/Avnet Electronics 113 Gaither Drive East Gate Industrial Park Mt, Laurel 08057 Tel: (609) 234-2133 TWX: 710-897-1405

NEW MEXICO

NEW MEXICO Hamilton/Avnet Electronics 2450 Baylor Drive, S.E. Albuquerque 87119 Tel: (505) 756-1500 Cramer/New Mexico 137 Vermont, N.E. Albuquerque 87108 Tel: (505) 265-5767

NEW YORK NEW YORK Cramer/Rochester 3000 Winton Road South Rochester 14623 Tel: (716) 275-0300 †Hamilton/Avnet Electronics 167 Clay Road Rochester 14623 Tel: (716) 442-7820 Cramer/Syracuse 6716 Joy Road East Syracuse 13057 Tel: (315) 437-6671 Hamilton/Avnet Electronics 6500 Joy Road E. Syracuse 13057 Tel: (315) 437-2642 Tel: (315) 437-2642 ICramer/Long Island 29 Oser Avenue Hauppauge, LI. 11787 Tel: (516) 231-5600 TWX: 510-227-9863 Hamilton/Avnet Electronics 70 State Street Westbury, L.I. 11590 Tel: (516) 333-5800 TWX: 510-222-8237

NORTH CAROLINA Cramer Electronics 938 Burke Street Winston-Salem 27102 Tel: (919) 725-8711

OHIO f Hamilton/Avnet Electronics 118 Westpark Road Dayton 45459 Tel: (513) 433-0610 TWX: 810-450-2531 Pioneer/Dayton 1900 Troy Street Dayton 45404 Tel: (513) 236-9900 Iberidan Sales Co. 10 Knollcrest Drive Cincinati 45222 Tel: (513) 761-5432 TWX: 810-461-2670 TWX: 810-461-2670 IPioneer/Cleveland 4800 E, 131st Street Cleveland 44105 Tel: (216) 887-3600 IHamilton/Avnet Electronics 761 Beta Drive, Cleveland 44143 Tel: (216) 461-1400 Sheridan Sales Co. 23224 Commerce Park Road Beachwood 44122 Tel: (216) 831-0130 Sheridan Sales Co. Shidoh Building, Suite 250 5045 North Main Street Dayton 45405 Tel: (513) 277-8911

OKLAHOMA Components Specialties, Inc. 7920 E. 40th Street Tulsa 74145 Tel: (918) 664-2820

OREGON

TEXAS

Almac/Stroum Electronics 4475 S.W. Scholls Ferry Rd. Portland 97225 Tel: (503) 292-3534 PENNSYLVANIA Sheridan Sales Co. 1717 Penn Avenue, Suite 5009 Pittsburgh 15221 Tel: (412) 244-1640 Pioneer/Pittsburgh 560 Alpha Drive Pittsburgh 15238 Tel: (412) 782-2300

TEXAS Cramer Electronics 13740 Midway Road Dailas 75240 Tel: (214) 681-9300 Hamilton/Avnet: Electronics 4445 Sigma Road Dailas 75240 Tel: (214) 661-8661 Hamilton/Avnet Electronics 1216 W. Clay Houston 77019 Tel: (713) 526-4661 Component Specialties, Inc. 10907 Shady Trail, Suite 101 Dallas 75220 Tel: (214) 357-4576 Component Specialties, Inc. 7313 Ashcroft Street Houston 77036 Tel: (713) 771-7237

UTAH Cramer/Utah 391 W. 2500 South Salt Lake City 84115 Tel: (801) 487-4131 Hamilton/Avnet Electronics 647 W. Billinis Road Salt Lake City 84119 Tel: (801) 262-8451

WASHINGTON Hamilton/Avnet Electronics 13407 Northrup Way Bellevue 98005 Tel: (206) 746-8750 Almac/Stroum Electronics 5811 Sixth Ave. South Seattle 98108 Tel: (206) 763-2300 Cramer/Seattle 5602 Sixth Ave. South Seattle 98108 Tel: (206) 762-5755

CANADA

ALBERTA ALBERTA L. A. Varah Ltd. 4742 14th Street N.E. Calgary T2E 6LT Tel: (403) 276-8818 Telex: 13 825 89 77

BRITISH COLUMBIA IL. A. Varah Ltd. 2077 Alberta Street Vancouver 10 BC V5Y 3K2 Tel: (604) 873-3211

ONTARIO Cramer/Canada 920 Alness Avenue, Unit No. 9 Downsview Toronto 392 M3J 2H7 Tel: (416) 661-9222 TWX: 610-492-6210 Hamilton/Avnet Electronics 6291-16 Dorman Road Mississauga L4V 1H2 Tel: (416) 677-7432 TWX: 610-492-8867 Hamilton/Avnet Electronics 1735 Courtwood Cresc. Ottawa K2C 3J2 Tel: (613) 226-1700 TWX: 610 562-1906

QUEBEC Hamilton/Avnet Electronics 2670 Paulus St. Laurent H4S 1G2 Tel: (514) 331-6443 TWX: 610-421-3731

INTEL CORPORATION, 3065 Bowers Avenue, Santa Clara, California 95051 (408) 246-7501